

# Electronics Systems (938II)

Lecture 4.1

Programmable Logic Devices – Principles and PAL



#### Introduction

- PLD = Programmable Logic Device
  - Programming HW, not SW!
  - Configurable logic elements that can implement different circuits
    - Configuration #1

- → circuit/logic function #1
- Configuration #2 →
  - → circuit/logic function #2

- •
- Not different pieces of HW, but the same piece of HW used in different ways!



#### Introduction

#### • PLD

- We have already seen some examples of programmable connections
  - Fuses/anti-fuses
  - MOS transistors
  - **...**
- And how to program logic functions?



- Any combinational logic function can be represented by a Boolean expression
  - Operators

```
\bullet + \rightarrow OR (gate)
```

 $\bullet$  ·  $\rightarrow$  AND (gate)

 $\bullet$  NOT (gate)

- Forms
  - Sum-of-Products (SP)
  - Product-of-Sums (PS)



- Any combinational logic function can be represented by a Boolean expression
  - Operators

```
\bullet + \rightarrow OR (gate)
```


- $\bullet$  ·  $\rightarrow$  AND (gate)
- $\bullet$  NOT (gate)
- Forms
  - Sum-of-Products (SP) → AND gates feeding an OR gate
  - Product-of-Sums (PS)



- Any combinational logic function can be represented by a Boolean expression
  - Operators
    - OR (gate)
    - AND (gate)
    - NOT (gate)
  - Forms
    - Sum-of-Products (SP) →

AND gates feeding an OR gate

Product-of-Sums (PS)






- Any combinational logic function can be represented by a Boolean expression
  - Operators
    - OR (gate)
    - AND (gate)
    - NOT (gate)
  - Forms
    - Sum-of-Products (SP)

Product-of-Sums (PS)


AND gates feeding an OR gate





Any combinational logic function can be represented by a Boolean expression

- Operators
  - $\bullet$  +  $\rightarrow$  OR (gate)
  - $\cdot$  AND (gate)
  - $\bullet$   $\rightarrow$  NOT (gate)
- Forms
  - Sum-of-Products (SP) →
  - Product-of-Sums (PS)





- Any combinational logic function can be represented by a Boolean expression
  - Operators


```
\bullet + \rightarrow OR (gate)
```

- $\bullet$  ·  $\rightarrow$  AND (gate)
- $\bullet$  NOT (gate)
- Forms
  - Sum-of-Products (SP)
  - Product-of-Sums (PS) → OR gates feeding an AND gate



- Any combinational logic function can be represented by a Boolean expression
  - Operators
    - $\bullet$  +  $\rightarrow$  OR (gate)
    - $\bullet$  ·  $\rightarrow$  AND (gate)
    - $\bullet$  NOT (gate)
  - Forms
    - Sum-of-Products (SP)
    - Product-of-Sums (PS) →


OR gates feeding an AND gate





- Any combinational logic function can be represented by a Boolean expression
  - Operators
    - $\blacksquare$  +  $\rightarrow$  OR (gate)
    - $\bullet$  ·  $\rightarrow$  AND (gate)
    - $\bullet$  NOT (gate)
  - Forms
    - Sum-of-Products (SP)
    - Product-of-Sums (PS) →

OR gates feeding an AND gate






Any combinational logic function can be represented by a Boolean expression

- Operators
  - $\bullet$  +  $\rightarrow$  OR (gate)

  - $\blacksquare$   $\rightarrow$  NOT (gate)
- Forms
  - Sum-of-Products (SP)
  - Product-of-Sums (PS) →





- Example(s)
  - Karnaugh map (KM or K-map) = graphical method to express logic functions as SP or PS



- Example(s)
  - Karnaugh map (KM or K-map) = graphical method to express logic functions as SP or PS
    - Showing SP case

- Example(s)
  - Karnaugh map (KM or K-map) = graphical method to express logic functions as SP or PS
    - Showing SP case
  - Example #1
    - $f_1(a,b) = a \cdot b$
    - AND gate/function



- Example(s)
  - Karnaugh map (KM or K-map) = graphical method to express logic functions as SP or PS
    - Showing SP case
  - Example #1
    - $f_1(a,b) = a \cdot b$
    - AND gate/function
    - Truth table

	0
	0
	1
>	1

b

KM



- Example(s)
  - Karnaugh map (KM or K-map) = graphical method to express logic functions as SP or PS
    - Showing SP case
  - Example #1
    - $f_1(a,b) = a \cdot b$
    - AND gate/function
    - Truth table

<ul> <li>KM</li> </ul>	

а	b	У			k	)
0	0	0			0	1
0	1	0		0	0	0
1	0	0	a	1	0	1
1	1	1				
	-					
				/		



- Example(s)
  - Karnaugh map (KM or K-map) = graphical method to express logic functions as SP or PS
    - Showing SP case
  - Example #1
    - $f_1(a,b) = a \cdot b$
    - AND gate/function
    - Truth table

KM	

а	b	У			k	)
0	0	0			0	1
0	1	0		0	0	0
1	0	0	a	1	0	1
1	1	1				<b>1</b>
				/		



- Example(s)
  - Karnaugh map (KM or K-map) = graphical method to express logic functions as SP or PS
    - Showing SP case
  - Example #1
    - $f_1(a,b) = a \cdot b$
    - AND gate/function
    - Truth table

■ KM	

а	b	у			ŀ	)
0	0	0			0	1
0	1	0		0	0	0
1	0	0	a	1	0	1
1	1	1				/ 1
					//	
				/		



- Example(s)
  - Karnaugh map (KM or K-map) = graphical method to express logic functions as SP or PS
    - Showing SP case
  - Example #1
    - $f_1(a,b) = a \cdot b$
    - AND gate/function
    - Truth table

KM _		

		У			k	)
0	0	0			0	_
0	1	0		0	0	(
1	0	0	a	1	0	
1	1	1			1	∟ 1\



- Example(s)
  - Karnaugh map (KM or K-map) = graphical method to express logic functions as SP or PS
    - Showing SP case
  - Example #1
    - $f_1(a,b) = a \cdot b$
    - AND gate/function
    - Truth table

KM _		

0	_					)
	0	0			0	
0	1	0		0	0	(
1	0	0	a	1	0	1
1	1	1			1	1



- Example(s)
  - Karnaugh map (KM or K-map) = graphical method to express logic functions as SP or PS
    - Showing SP case
  - Example #1
    - $f_1(a,b) = a \cdot b$
    - AND gate/function
    - Truth table



a	b	у			
0	0	0			0
0	1	0		0	0
1	0	0	a	1	0
1	1	1			
			•		

How to

b

- Find all the largest group(s) of contiguous 1s
- 2. For each group, select only the inputs whose value does not change
- 3. Complement surviving inputs whose value is 0
- 4. Multiply the surviving inputs  $\rightarrow$  products  $P_i$
- 5. Sum the products



- Example(s)
  - Karnaugh map (KM or K-map) = graphical method to express logic functions as SP or PS
    - Showing SP case
  - Example #1
    - $f_1(a,b) = a \cdot b$
    - AND gate/function
    - Truth table



а	b	у			
0	0	0			0
0	1	0		0	0
1	0	0	a	1	0
1	1	1		-	

• How to

b


- 1. Find all the largest group(s) of contiguous 1s
- 2. For each group, select only the inputs whose value does not change
- 3. Complement surviving inputs whose value is 0
- 4. Multiply the surviving inputs  $\rightarrow$  products  $P_i$
- 5. Sum the products



- Example(s)
  - Karnaugh map (KM or K-map) = graphical method to express logic functions as SP or PS
    - Showing SP case
  - Example #1
    - $f_1(a,b) = a \cdot b$
    - AND gate/function
    - Truth table



а	b	У
0	0	0
0	1	0
1	0	0
1	1	1




- How to
  - Find all the largest group(s) of contiguous 1s
  - 2. For each group, select only the inputs whose value does not change
  - 3. Complement surviving inputs whose value is 0
  - 4. Multiply the surviving inputs  $\rightarrow$  products  $P_i$
  - 5. Sum the products



- Example(s)
  - Karnaugh map (KM or K-map) = graphical method to express logic functions as SP or PS
    - Showing SP case
  - Example #1
    - $f_1(a,b) = a \cdot b$
    - AND gate/function
    - Truth table



а	b	у
0	0	0
0	1	0
1	0	0
1	1	1




- How to
  - 1. Find all the largest group(s) of contiguous 1s
  - 2. For each group, select only the inputs whose value does not change
  - Complement surviving inputs whose value is 0
  - 4. Multiply the surviving inputs  $\rightarrow$  products  $P_i$
  - 5. Sum the products



- Example(s)
  - Karnaugh map (KM or K-map) = graphical method to express logic functions as SP or PS
    - Showing SP case
  - Example #1
    - $f_1(a,b) = a \cdot b$
    - AND gate/function
    - Truth table



а	b	у
0	0	0
0	1	0
1	0	0
1	1	1



- How to
  - Find all the largest group(s) of contiguous 1s
  - 2. For each group, select only the inputs whose value does not change
  - 3. Complement surviving inputs whose value is 0
  - 4. Multiply the surviving inputs  $\rightarrow$  products  $P_i$
  - 5. Sum the products



- Example(s)
  - Karnaugh map (KM or K-map) = graphical method to express logic functions as SP or PS

Showing SP case



- $f_1(a,b) = a \cdot b$
- AND gate/function
- Truth table ————



			P = 3.0
а	b	у	<b>(b)</b>
0	0	0	0 1
0	1	0	0 0 0
1	0	0	a 1 0 1
1	1	1	

#### How to

- Find all the largest group(s) of contiguous 1s
- 2. For each group, select only the inputs whose value does not change
- 3. Complement surviving inputs whose value is 0
- 4. Multiply the surviving inputs  $\rightarrow$  products  $P_i$
- 5. Sum the products




- Example(s)
  - Karnaugh map (KM or K-map) = graphical method to express logic functions as SP or PS
    - Showing SP case




- $\bullet (f_1(a,b) = a \cdot b$
- AND gate/function
- Truth table -



а	b	У
0	0	0
0	1	0
1	0	0
1	1	1





**Logic circuit** 



- Example(s)
  - Karnaugh map (KM or K-map) = graphical method to express logic functions as SP or PS
    - Showing SP case
  - Example #2
    - $f_2(a,b) = ??$

- Truth table
- KM \_\_\_\_\_

	b	У			
0	0	0			0
)	1	0		0	0
1	0	1	a	1	1
1	1	1	,	Τ	1

- How to
  - Find all the largest group(s) of contiguous 1s
  - 2. For each group, select only the inputs whose value does not change
  - 3. Complement surviving inputs whose value is 0
  - 4. Multiply the surviving inputs  $\rightarrow$  products  $P_i$
  - 5. Sum the products



- Example(s)
  - Karnaugh map (KM or K-map) = graphical method to express logic functions as SP or PS
    - Showing SP case
  - Example #2
    - $f_2(a,b) = ??$

- Truth table
- KM \_\_\_\_\_

а	b	у		
0	0	0		(
0	1	0		0 (
1	0	1	a	1
1	1	1		

How to

b


- 1. Find all the largest group(s) of contiguous 1s
- 2. For each group, select only the inputs whose value does not change
- 3. Complement surviving inputs whose value is 0
- 4. Multiply the surviving inputs  $\rightarrow$  products  $P_i$
- 5. Sum the products



- Example(s)
  - Karnaugh map (KM or K-map) = graphical method to express logic functions as SP or PS
    - Showing SP case
  - Example #2
    - $f_2(a,b) = ??$

- Truth table
- KM

а	b	у
0	0	0
0	1	0
1	0	1
1	1	1




- How to
  - Find all the largest group(s) of contiguous 1s
  - 2. For each group, select only the inputs whose value does not change
  - 3. Complement surviving inputs whose value is 0
  - 4. Multiply the surviving inputs  $\rightarrow$  products  $P_i$
  - 5. Sum the products



- Example(s)
  - Karnaugh map (KM or K-map) = graphical method to express logic functions as SP or PS
    - Showing SP case
  - Example #2
    - $f_2(a,b) = ??$

- Truth table ————
- KM \_\_\_\_\_

а	b	У
0	0	0
0	1	0
1	0	1
1	1	1




- How to
  - Find all the largest group(s) of contiguous 1s
  - 2. For each group, select only the inputs whose value does not change
  - 3. Complement surviving inputs whose value is 0
  - 4. Multiply the surviving inputs  $\rightarrow$  products  $P_i$
  - 5. Sum the products



- Example(s)
  - Karnaugh map (KM or K-map) = graphical method to express logic functions as SP or PS
    - Showing SP case
  - Example #2
    - $f_2(a,b) = ??$

- Truth table
- KM

а	b	У
0	0	0
0	1	0
1	0	1
1	1	1



- How to
  - Find all the largest group(s) of contiguous 1s
  - 2. For each group, select only the inputs whose value does not change
  - Complement surviving inputs whose value is 0
  - 4. Multiply the surviving inputs  $\rightarrow$  products  $P_i$
  - Sum the products



- Example(s)
  - Karnaugh map (KM or K-map) = graphical method to express logic functions as SP or PS

Showing SP case



• 
$$f_2(a,b) = a$$

Truth table




а	b	у
0	0	0

0	1	0
1	0	1







- How to
  - Find all the largest group(s) of contiguous 1s
  - For each group, select only the inputs whose value does not change
  - Complement surviving inputs whose value is 0
  - 4. Multiply the surviving inputs  $\rightarrow$  products  $P_i$
  - Sum the products




- Example(s)
  - Karnaugh map (KM or K-map) = graphical method to express logic functions as SP or PS
    - Showing SP case




$$\bullet (f_2(a,b)=a$$

Truth table



а	b	У			
0	0	0			
0	1	0			
1	0	1			
1	1	1			



**Logic circuit** 

a — y



- Example(s)
  - Karnaugh map (KM or K-map) = graphical method to express logic functions as SP or PS
    - Showing SP case
  - Example #3
    - $f_3(a,b) = ??$

- Truth table
- KM \_\_\_\_\_

а	b	у			k	<b>1</b>
0	0	1			0	,
0	1	1		0	1	
1	0	0	a	1	0	
1	1	0		-	1	L 1

- How to
  - 1. Find all the largest group(s) of contiguous 1s
  - 2. For each group, select only the inputs whose value does not change
  - 3. Complement surviving inputs whose value is 0
  - 4. Multiply the surviving inputs  $\rightarrow$  products  $P_i$
  - 5. Sum the products



- Example(s)
  - Karnaugh map (KM or K-map) = graphical method to express logic functions as SP or PS
    - Showing SP case
  - Example #3
    - $f_3(a,b) = ??$

- Truth table
- KM \_\_\_\_\_

а	b	У		
0	0	1		0
0	1	1		0 1
1	0	0	a	1 0
1	1	0		

• How to

b


- Find all the largest group(s) of contiguous 1s
- 2. For each group, select only the inputs whose value does not change
- 3. Complement surviving inputs whose value is 0
- 4. Multiply the surviving inputs  $\rightarrow$  products  $P_i$
- 5. Sum the products



- Example(s)
  - Karnaugh map (KM or K-map) = graphical method to express logic functions as SP or PS
    - Showing SP case
  - Example #3
    - $f_3(a,b) = ??$

- Truth table
- KM

а	b	У
0	0	1
0	1	1
1	0	0
1	1	0




- How to
  - Find all the largest group(s) of contiguous 1s
  - 2. For each group, select only the inputs whose value does not change
  - 3. Complement surviving inputs whose value is 0
  - 4. Multiply the surviving inputs  $\rightarrow$  products  $P_i$
  - 5. Sum the products



- Example(s)
  - Karnaugh map (KM or K-map) = graphical method to express logic functions as SP or PS
    - Showing SP case
  - Example #3
    - $f_3(a,b) = ??$

- Truth table
- KM

а	b	у
0	0	1
0	1	1
1	0	0
1	1	0



- How to
  - Find all the largest group(s) of contiguous 1s
  - 2. For each group, select only the inputs whose value does not change
  - 3. Complement surviving inputs whose value is 0
  - 4. Multiply the surviving inputs  $\rightarrow$  products  $P_i$
  - 5. Sum the products



- Example(s)
  - Karnaugh map (KM or K-map) = graphical method to express logic functions as SP or PS

Showing SP case




• 
$$f_3(a,b) = ??$$

Truth table —————



6		-
	_	2
10	=	O



- How to
  - Find all the largest group(s) of contiguous 1s
  - 2. For each group, select only the inputs whose value does not change
  - 3. Complement surviving inputs whose value is 0
  - 4. Multiply the surviving inputs  $\rightarrow$  products  $P_i$
  - 5. Sum the products



- Example(s)
  - Karnaugh map (KM or K-map) = graphical method to express logic functions as SP or PS

Showing SP case



• 
$$f_3(a,b) = \overline{a}$$

Truth table ———



	Po =	9

а	b	У	~	k	)	
0	0	1	ā	0	1	
0	1	1		1	1	)
1	0	0	<b>a</b> 1	0	0	
1	1	0	1		Λ Λ	
				/	,	

- How to
  - 1. Find all the largest group(s) of contiguous 1s
  - 2. For each group, select only the inputs whose value does not change
  - 3. Complement surviving inputs whose value is 0
  - 4. Multiply the surviving inputs  $\rightarrow$  products  $P_i$
  - 5. Sum the products



- Example(s)
  - Karnaugh map (KM or K-map) = graphical method to express logic functions as SP or PS
    - Showing SP case





$$\bullet f_3(a,b) = \overline{a}$$

Truth table




а	b	у
0	0	1
0	1	1
1	0	0
1	1	0





b

**Logic circuit** 





- Example(s)
  - Karnaugh map (KM or K-map) = graphical method to express logic functions as SP or PS
    - Showing SP case
  - Example #4
    - $f_4(a,b) = ??$

- Truth table
- KM

			_	
а	b	у		
0	0	1		
0	1	1		0
1	0	0	a	1
1	1	1		

How to

b


- Find all the largest group(s) of contiguous 1s
- 2. For each group, select only the inputs whose value does not change
- 3. Complement surviving inputs whose value is 0
- 4. Multiply the surviving inputs  $\rightarrow$  products  $P_i$
- 5. Sum the products



- Example(s)
  - Karnaugh map (KM or K-map) = graphical method to express logic functions as SP or PS
    - Showing SP case
  - Example #4
    - $f_4(a,b) = ??$

- Truth table
- KM

а	b	у
0	0	1
0	1	1
1	0	0
1	1	1




- How to
  - Find all the largest group(s) of contiguous 1s
  - 2. For each group, select only the inputs whose value does not change
  - 3. Complement surviving inputs whose value is 0
  - 4. Multiply the surviving inputs  $\rightarrow$  products  $P_i$
  - 5. Sum the products



- Example(s)
  - Karnaugh map (KM or K-map) = graphical method to express logic functions as SP or PS
    - Showing SP case
  - Example #4
    - $f_4(a,b) = ??$

- Truth table
- KM \_\_\_\_\_

а	b	у
0	0	1
0	1	1
1	0	0
1	1	1




- How to
  - Find all the largest group(s) of contiguous 1s
  - 2. For each group, select only the inputs whose value does not change
  - 3. Complement surviving inputs whose value is 0
  - 4. Multiply the surviving inputs  $\rightarrow$  products  $P_i$
  - 5. Sum the products



- Example(s)
  - Karnaugh map (KM or K-map) = graphical method to express logic functions as SP or PS
    - Showing SP case
  - Example #4
    - $f_4(a,b) = ??$

- Truth table
- KM \_\_\_\_\_

а	b	у
0	0	1
0	1	1
1	0	0
1	1	1



- How to
  - Find all the largest group(s) of contiguous 1s
  - For each group, select only the inputs whose value does not change
  - 3. Complement surviving inputs whose value is 0
  - 4. Multiply the surviving inputs  $\rightarrow$  products  $P_i$
  - 5. Sum the products




- Example(s)
  - Karnaugh map (KM or K-map) = graphical method to express logic functions as SP or PS
    - Showing SP case
  - Example #4

• 
$$f_4(a,b) = ??$$

Truth table —



а	b	у
0	0	1
0	1	1
1	0	0
1	1	1




Po=3

P1=b

- How to
  - 1. Find all the largest group(s) of contiguous 1s
  - For each group, select only the inputs whose value does not change
  - 3. Complement surviving inputs whose value is 0
  - 4. Multiply the surviving inputs  $\rightarrow$  products  $P_i$
  - 5. Sum the products



- Example(s)
  - Karnaugh map (KM or K-map) = graphical method to express logic functions as SP or PS



Truth table



а	b	У	<b>(b)</b>
0	0	1	
0	1	1	0 1 1
1	0	0	a 1 0 1
1	1	1	

How to

- 1. Find all the largest group(s) of contiguous 1s
- 2. For each group, select only the inputs whose value does not change
- 3. Complement surviving inputs whose value is 0
- 4. Multiply the surviving inputs  $\rightarrow$  products  $P_i$
- 5. Sum the products



- Example(s)
  - Karnaugh map (KM or K-map) = graphical method to express logic functions as SP or PS
    - Showing SP case




$$\bullet (f_4(a,b) = \overline{a} + b)$$


Truth table



	_	
а	b	y
0	0	1
0	1	1
1	0	0
1	1	1



**Logic circuit** 





- Example(s)
  - Karnaugh map (KM or K-map) = graphical method to express logic functions as SP or PS

Showing SP case

- Example #5
  - $f_5(a,b) = ??$

Truth table

• KM \_\_\_\_\_

а	b	С	У
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	0
1	1	0	0
1	1	1	1



- Example(s)
  - Karnaugh map (KM or K-map) = graphical method to express logic functions as SP or PS

Showing SP case

- Example #5
  - $f_5(a,b) = ??$

Truth table

• KM \_\_\_\_\_

а	b	С	У					_
0	0	0	0					•
0	0	1	1			b	C	
0	1	0	0		00	01	11	10
0	1	1	1	0	0	1		0
1	0	0	0	a 1	0	0	1/	0
1	0	1	0			1		
1	1	0	0					
1	1	1	1					

How to

- 1. Find all the largest group(s) of contiguous 1s
- 2. For each group, select only the inputs whose value does not change
- 3. Complement surviving inputs whose value is 0
- 4. Multiply the surviving inputs  $\rightarrow$  products  $P_i$
- 5. Sum the products



- Example(s)
  - Karnaugh map (KM or K-map) = graphical method to express logic functions as SP or PS

Showing SP case

• Example #5

•  $f_5(a,b) = ??$ 

Truth table

• KM \_\_\_\_\_

а	b	С	у	
0	0	0	0	• F
0	0	1	1	bc
0	1	0	0	00 01 11 10
0	1	1	1	0 0 1 1 0
1	0	0	0	<u>a</u> 1 0 0 1 0
1	0	1	0	1
1	1	0	0	
1	1	1	1	

How to

- 1. Find all the largest group(s) of contiguous 1s
- 2. For each group, select only the inputs whose value does not change
- 3. Complement surviving inputs whose value is 0
- 4. Multiply the surviving inputs  $\rightarrow$  products  $P_i$
- 5. Sum the products



- Example(s)
  - Karnaugh map (KM or K-map) = graphical method to express logic functions as SP or PS

Showing SP case

- Example #5
  - $f_5(a,b) = ??$

- Truth table
- KM \_\_\_\_\_

а	b	С	у	
0	0	0	0	•
0	0	1	1	bc
0	1	0	0	00 01 11 10
0	1	1	1	0 0 1 1 0
1	0	0	0	<u>a</u> 1 0 0 1 0
1	0	1	0	1
1	1	0	0	
1	1	1	1	

- How to
  - 1. Find all the largest group(s) of contiguous 1s
  - For each group, select only the inputs whose value does not change
  - 3. Complement surviving inputs whose value is 0
  - 4. Multiply the surviving inputs  $\rightarrow$  products  $P_i$
  - 5. Sum the products




- Example(s)
  - Karnaugh map (KM or K-map) = graphical method to express logic functions as SP or PS

Showing SP case

- Example #5
  - $f_5(a,b) = ??$

- Truth table
- KM \_\_\_\_\_

а	b	С	у
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	0
1	1	0	0
1	1	1	1



How to

- Find all the largest group(s) of contiguous 1s
- 2. For each group, select only the inputs whose value does not change
- 3. Complement surviving inputs whose value is 0
- 4. Multiply the surviving inputs  $\rightarrow$  products  $P_i$
- 5. Sum the products



Example(s)

Karnaugh map (KM or K-map) = graphical method to express logic functions as SP or PS

Showing SP case



•  $f_5(a,b) = (\overline{a} \cdot c) + (b \cdot c)$ 

Truth table

а	b	С	У	Po = a·c P1 = b·c
0	0	0	0	Pa= b·c
0	0	1	1	bc
0	1	0	0	00 01
0	1	1	1	0 0 1
1	0	0	0	<u>a</u> 1 0 0
1	0	1	0	1
1	1	0	0	
1	1	1	1	

How to

10

- 1. Find all the largest group(s) of contiguous 1s
- 2. For each group, select only the inputs whose value does not change
- Complement surviving inputs whose value is 0
- 4. Multiply the surviving inputs  $\rightarrow$  products  $P_i$
- Sum the products



- Example(s)
  - Karnaugh map (KM or K-map) = graphical method to express logic functions as SP or PS

Showing SP case

• Example #5

$$f_5(a,b) = (\overline{a} \cdot c) + (b \cdot c)$$

Truth table

• KM \_\_\_

а	b	С	У							
0	0	0	0							📤 Logic circuit
0	0	1	1				b	C		
0	1	0	0		_	00	01	11	10	
0	1	1	1		0	0	1	1	0	
1	0	0	0	a	1	0	0	1	0	a—————————————————————————————————————
1	0	1	0				1			$c \longrightarrow y$
1	1	0	0							b————
1	1	1	1							



- Example(s)
  - Karnaugh map (KM or K-map) = graphical method to express logic functions as SP or PS
    - Showing SP case
    - Similar approach can be used for PS
    - However, the goal is not to learn how to use Karnaugh maps, but ...




- Example(s)
  - Karnaugh map (KM or K-map) = graphical method to express logic functions as SP or PS
    - Showing SP case
    - Similar approach can be used for PS
    - However, the goal is not to learn how to use Karnaugh maps, but ...
- ... demonstrating that

# any logic function can be implemented as a network of AND and OR (and NOT) gates!




- Earliest PLDs were called Programmable Array Logic (PAL)
  - Programmable network of OR, AND, and NOT gates
    - Pre-defined network
    - Programmable connections among gates
  - PROM to program (and re-program) connections

















AND=product Architecture outline programmable connections = inputs




- Architecture outline
  - Do you see familiarity with previous examples?





- Architecture outline
  - Do you see familiarity with previous examples?
    - Recalling example #5


$$- f_5(a,b) = (\overline{a} \cdot c) + (b \cdot c)$$





- Architecture outline
  - Do you see familiarity with previous examples?
    - Recalling example #5

$$-f_5(a,b) = \overline{(\overline{a} \cdot c)} + (b \cdot c)$$




- = non-programmed node (open circuit)
- = programmed node (short circuit)



- Architecture outline
  - Do you see familiarity with previous examples?
    - Recalling example #5


$$-f_5(a,b) = (\overline{a} \cdot c) + (b \cdot c)$$




- = non-programmed node (open circuit)
- = programmed node (short circuit)



- Architecture outline
  - AND plane











- Architecture outline
  - Do you see familiarity with previous examples?





- Architecture outline
  - Do you see familiarity with previous examples?
    - Recalling example #5


$$- f_5(a,b) = (\overline{a} \cdot c) + (b \cdot c)$$






- Architecture outline
  - Do you see familiarity with previous examples?
    - Recalling example #5


$$-f_5(a,b) = \underbrace{(\overline{a} \cdot c)}_{P_0} + \underbrace{(b \cdot c)}_{P_1}$$






- Architecture outline
  - Do you see familiarity with previous examples?
    - Recalling example #5








- Programmable connection(s)
  - Connecting input to AND gate
  - Determining the type of PAL/PLD
    - **OTP** = **O**ne-**T**ime **P**rogrammable
      - Fuse/Anti-fuse
    - Reprogrammable
      - UV-EPROM style (FAMOS)
      - Flash memory style (Flash transistor)






# • Programmable connection(s)

- Connecting input to AND gate
- Determining the type of PAL/PLD
  - **OTP** = **O**ne-**T**ime **P**rogrammable
    - Fuse/Anti-fuse
  - Reprogrammable
    - UV-EPROM style (FAMOS)
    - Flash memory style (Flash transistor)




- OTP PAL
  - Fuse






- OTP PAL
  - Fuse
    - Default (Fuse not vaporized)
      - Input pin (a) connected to the AND gate






- OTP PAL
  - Fuse
    - Default (Fuse not vaporized)
      - Input pin (a) connected to the AND gate
    - Fuse vaporized (after programming)
      - Link to the input pin broken
      - AND gate input connected only to the pull-up resistor (R)
        - Always logic 1
        - Not altering the AND gate functionality!!!






- Reprogrammable PAL
  - UV erasable (FAMOS)






- Reprogrammable PAL
  - UV erasable (FAMOS)
    - Default (FAMOS not programmed)
      - If input pin (a) = logic 1 ( $V_{CC} > V_T$ ) → transistor **ON** 
        - AND gate input = logic 0






- Reprogrammable PAL
  - UV erasable (FAMOS)
    - Default (FAMOS not programmed)
      - If input pin (a) = logic 1 ( $V_{CC} > V_T$ ) → transistor **ON** 
        - AND gate input = logic 0
      - If input pin (a) = logic 1 (0  $V < V_T$ ) → transistor **OFF** 
        - AND gate input = logic 1






- Reprogrammable PAL
  - UV erasable (FAMOS)
    - Default (FAMOS not programmed)
      - If input pin (a) = logic 1 ( $V_{CC} > V_T$ ) → transistor **ON** 
        - AND gate input = logic 0
      - If input pin (a) = logic 1 (0  $V < V_T$ ) → transistor **OFF** 
        - AND gate input = logic 1
      - Attention! Inverting logic / active-low logic!!!







- Reprogrammable PAL
  - UV erasable (FAMOS)
    - Default (FAMOS not programmed)
      - If input pin (a) = logic 1 ( $V_{CC} > V_T$ ) → transistor **ON** 
        - AND gate input = logic 0
      - If input pin (a) = logic 1 (0  $V < V_T$ ) → transistor **OFF** 
        - AND gate input = logic 1
      - Attention! Inverting logic / active-low logic!!!
    - FAMOS programmed  $(V'_T > V_{CC})$ 
      - Transistor always OFF
      - AND gate input always logic 1 (through pull-up resistor to  $V_{CC}$ )
        - Not altering AND gate functionality!!!













P	$\times$	Y
0	0	0
Ò	1	1
1	0	1
1	1	0


















Registered output for sequential logic






Feedback path for FSM implementation





MUX to select between combinational or sequential output





PAL has evolved by enriching its functionality/flexibility

- Evolution to more complex PLDs (CPLDs) to the latest and most powerful configurable device
  - **FPGA** = **F**ield-**P**rogrammable **G**ate **A**rray






- How PALs were programmed
  - Dedicated equipment
  - Programming language
    - PALASM (PAL Assembler)
    - CUPL (Compiler for Universal Programmable Logic)
    - ABEL (Advanced Boolean Expression Language)



- How PALs were programmed
  - Dedicated equipment
  - Programming language
    - PALASM (PAL Assembler)
    - CUPL (Compiler for Universal Programmable Logic)
    - ABEL (Advanced Boolean Expression Language)





- How PALs were programmed
  - Dedicated equipment
  - Programming language
    - PALASM (PAL Assembler)
    - CUPL (Compiler for Universal Programmable Logic)
    - ABEL (Advanced Boolean Expression Language)

```
" 4 to 1 multiplexer design with case construct
" SEL0..SEL1 pin;
" A,B,C,D pin;
" MUX_OUT pin istype 'com';
" SEL = [SEL1,SEL0];
equations
when SEL==0 then MUX_OUT = A; else when SEL==1 then MUX_OUT = B; else when SEL==2 then MUX_OUT = C; else when SEL==3 then MUX_OUT = D;
```



- How PALs were programmed
  - Dedicated equipment
  - Programming language
    - PALASM (PAL Assembler)
    - CUPL (Compiler for Universal Programmable Logic)
    - ABEL (Advanced Boolean Expression Language)

First examples of **HDL** 



# Thank you for your attention

Luca Crocetti (luca.crocetti@unipi.it)