

Electronics Systems (938II)

Lecture 1.2

Modern Electronic Systems (intro) – SystemVerilog (intro) and simulation



Intro to HDLs

• HDLs

- Concurrent language (not sequential !!!)
 - Description of HW circuits

• VHDL \rightarrow .vhd

• Verilog \rightarrow .v

• SystemVerilog (extension of Verilog) \rightarrow .sv



Intro to HDLs

• HDLs

- Concurrent language (not sequential !!!)
 - Description of HW circuits

• VHDL \rightarrow .vhd


• Verilog \rightarrow .v

• SystemVerilog (extension of Verilog) → .sv



- The main building block in SystemVerilog (SV) is the module
 - Like Verilog
 - Represents an electronic circuit or a subpart thereof
 - Defined by ports (input and output)







```
module module_name (
    input clk
    ,input rst_n
    ,input [31:0] data_in
    ,output done
    ,output reg [31:0] data_out
-);

// Logic description
endmodule
```



```
, name of the module I no spaces

underscore admitted
module module name
   input clk
  ,input rst n
  ,input [31:0] data in
  , output done
  ,output reg [31:0] data out
  // Logic description
endmodule
```



```
Delimiters
module module name(
   input clk
                                  - List of ports
  ,input rst n
  ,input [31:0] data in
  , output done
   output reg [31:0] data out
                                   - Final delimiter
  // Logic description
                                   The semicolon is the end belimiter for almost
endmodule
                                   all statements in Verilog
```



- Example of SV module
 - List of ports

Syntax: <polarity> [<type>] [<bit width and rage>] <name>



- Example of SV module
 - List of ports

Syntax: <polarity> [<type>] [<bit width and range>] <name>




Example of SV module

List of ports

This is the default type, i.e., if not specified, the type [wire => of the corresponding port is wire. For this reason, leg the declaration of port type is optional

Syntax: <polarity> [<type>] [<bit width and range>] <name>





Example of SV module

List of ports

We are going to see in detail the meaning of wire and reg later, but I can anticipate that reg can be used for sequential logic, hence, input ports are always wire, whereas output ports can be either wire or reg

Syntax: <polarity> [<týpe>] [<bit width and range>] <name>

J input
l output



- Example of SV module
 - List of ports

Syntax: <polarity> [<bit width and range>] <name>

sinput [initial index: final index] => bit width = [initial index - final index] +1

loutput

bit range



Example of SV module

List of ports

Syntax: <polarity> [<type>] [<bit width and range>] <name>

Ports must be separated by a comma (,)

finget [initial index: final index] => bit width = [initial index - final index] +1

loutput

bit range

for Indexes you can use any natural

number, you are not forced to include

rts must be separated by a comma (,)

O, and for the range you can use both ascending and descending order



- Example of SV module
 - List of ports

Syntax: <polarity> [<type>] [<bit width and range>] <name>

yntax: [] [
| input [initial index: final index]
$$\Rightarrow$$
 bit width = [initial index - final index] +1 output bit range | Width = 32 bits orts must be separated by a comma (,) | [2:40] \Rightarrow width = 32 bits [128:1] \Rightarrow width = 128 bits



Example of SV module

List of ports

Syntax: <polarity> [<type>] [<bit width and range>] <name>

Ports must be separated by a comma (,)

This field is optional: if not specified, the bit width is 1



- Example of SV module
 - List of ports

Arbitrary word (following the same rules as the module name)

Syntax: <polarity> [<type>] [<bit width and range>] <name>

Sinput [initial index: final index] => bit width = [initial index - final index] +1

loutput

bit range





```
module module name (
                              input clk
                             ,input rst n
                             ,input [31:0] data in
                             , output done
                             ,output reg [31:0] data_out
                             // Logic description
                           endmodule
Keyword endmodule
to declare the end of
the module
```




- Modules (or sub-modules) in SV can be simulated
 - Debug and (functional) verification
 - RTL simulation
 - Zero-delay: no information about timing of logic gates (propagation delays, ...)
 - Dedicated tools
 - Example: Modelsim = used in the industry

• We are going to use **Modelsim**, ...




..., so you can download it, for free, from the Intel FPGA Download Center

https://www.intel.com/content/www/us/en/collections/products/fpga/software/downloads.html?q=modelsim&s=Relevancy






- Run Modelsim and create a new project
 - File > New > Project...











M Select files to add to project X Add already existing HDL files « Desktop > prova_quartus > db Cerca in db (if any) or create it Nuova cartella Organizza 🔻 □ Documenti
 ★ ^ Ultima modifica Nome Tipo Immagini acaesar_cipher File SV 15/03/2021 21:17 M Add items to the Project 📤 Google Drive 🖈 Click on the icon to add items of that type: tmp ownCloud Add Existing File Create New File Dropbox OneDrive - Univer Create New Folder Create Simulation M Add file to Project File Name Browse.. Add file as type Top Level HDL Files Nome file: | caesar cipher Reference from current location C Copy to project directory Annulla Apri OK Cancel
































Exercise

```
module and_gate (
    input a
    ,input b
    ,output y
);

assign y = a & b;
endmodule
```





Exercise


- 1. Create the SV file (and_gate.sv) and fill with the previous example
- 2. Create a Modelsim project adding the SV file at the previous step
- 3. Compile and launch the simulation selecting the and_gate unit/module
- Now run manually the simulation using the force and run commands in the Transcript Tab, as indicated in the next slide



- Simulation (manual)
 - Using the Transcript Tab (≈ terminal/command line interface)
 - The force command apply logic values to ports (and internal signals) of module(s)
 - We are going to use it to apply stimuli on the input ports of the simulate unit/module
 - Syntax: force <input port name> <logic value>
 - The **run** command advances the simulation by the specified number of timesteps
 - When launching the simulation, the initial simulation time is 0 (seconds)
 - Syntax: run <timestep>
 - We are going to see the outputs using the waveform (at the same time)




- Simulation (manual)
 - Add the and_gate unit signals to the waveform







- Simulation (manual)
 - Add the and_gate unit signals to the waveform
 - You will get something like this
 - Note the simulation time?
 - 0 ps = zero picoseconds






- Simulation (manual)
 - 1. Add the and_gate unit signals to the waveform
 - You can remove the hierarchical path from the displayed signals
 - More readable
 - Format > Toggle Leaf Names








- Simulation (manual)
 - Move to the Transcript Tab and execute the force and run commands to simulate the unit/module






- Simulation (manual)
 - Move to the Transcript Tab and execute the force and run commands to simulate the unit/module
 - Example:



- force a 0 → set input port 'a' to 0 (otherwise it is unknown, X, by default)
- force b 0 → set input port 'b' to 0 (otherwise it is unknown, X, by default)



- Simulation (manual)
 - Move to the Transcript Tab and execute the force and run commands to simulate the unit/module
 - Example:



- run 1 \rightarrow advance the simulation by 1 time unit (ps or ns, by default: depends on the tool settings)

Note: 'y' is determined by the unit/module (thanks to the description specified in the SV code)



- Simulation (manual)
 - Try different combinations of 'a' and 'b' and for each combination run the simulation for some timestep
 - Debug/verification by checking the truth table of the AND gate







- You can find all the files about this exercise in the dedicated folder on the Team of the course
 - File > Electronics Systems module > Crocetti > Exercises > 1.2
 - Please, start reading the README.txt file
 - I also included two files (.do files) to automate the waveform and the simulation
 - wave.do, sim.do
 - Refer to README.txt file
 - However, you can run them using again the Transcript Tab and the do command
 - After having launched the simulation

```
VSIM 24> do wave.do
VSIM 25> do sim.do
```



Thank you for your attention

Luca Crocetti (luca.crocetti@unipi.it)