

Electronics Systems (938II)

Lecture 4.2
Programmable Logic Devices – FPGA overview





- Latest and most advanced PLD
 - **FPGA** = **Field-Programmable Gate Array**



- FPGAs are similar to PALs
 - Programmable device for implementing different logic functions at hardware level
 - The same piece of hardware, but different configurations → different circuits
 - Memory-like programming approach
 - OTP
 - Anti-fuses
 - Reprogrammable
 - SRAM-based



- How FPGAs are programmed
 - From computer through USB
 - Dedicated software
 - Each vendor use a different EDA software
 - Using latest HDLs
 - Verilog
 - VHDL
 - SystemVerilog




- However, FPGAs show some differences from PALs
 - Routing
 - Logic function block




PAL

FPGA

- Fixed routing wires
 - Programmable nodes
 - Non-segmented wires




- Programmable routing wires
 - Segmented wires






- Segmented routing in FPGAs
 - Higher flexibility
 - Higher wire delay
 - Can have an even greater impact on circuit speed (propagation delay) than the logic block
















Wire segments \rightarrow **C**







Programmable connections \rightarrow **R**

Wire segments \rightarrow **C**












• Propagation delay of routing \propto (number of RC cells)²


• Each RC cell introduces a delay

$$V_{4}(t)$$
 $V_{2}(t)$






- Segmented routing in FPGA includes
 - Switching matrices
 - Local and global routing wires






• How programmable connections are realized?






- How programmable connections are realized?
 - Anti-fuse (OTP FPGA)

Anti-fuse symbol






• How programmable connections are realized?




Anti-fuse (OTP FPGA)







• How programmable connections are realized?



Anti-fuse (OTP FPGA)




Default (not programmed) (open circuit)






Anti-fuse (in brief)


Programming = application of a very high voltage (between two metal plates)









- How programmable connections are realized?
 - **SRAM** (Reprogrammable FPGA)








How programmable connections are realized?




• **SRAM** (Reprogrammable FPGA)







• How programmable connections are realized?



• **SRAM** (Reprogrammable FPGA)



Not connected (open circuit)




SRAM




PAL

FPGA

- Fixed
 - AND planes + OR



- Configurable
 - Based on Look-Up Table (LUT)



- LUT ≈ programmable memory
 - Each memory location contains one of the output values of the function
 - The inputs of the function form the memory address
 - Each combination of the inputs addresses a different memory cell, so a different output value

Let's see an example

- Example
 - Logic function $Y = f(A_0, A_1)$ defined as it follows:


A_o	A1	У
0	0	1
0	1	0
1	0	1
1	1	1

• It is enough programming the LUT so that for each combination of the inputs A_0 and A_1 the memory output is the one corresponding to the definition above




- Rationale
 - $Y = f(A_0, A_1)$ defined as it follows:

_A。	A1	Y
0	0	1
0	1	0
1	0	1
1	1	1













- Rationale
 - $Y = f(A_0, A_1)$ defined as it follows:

A_o	A1	Y
0	0	1
0	1	0
1	0	1
1	1	1













- Rationale
 - $Y = f(A_0, A_1)$ defined as it follows:

A_o	A1	Y
0	0	1
0	1	0
J	0	1
1	1	1









- Rationale
 - $Y = f(A_0, A_1)$ defined as it follows:

A_o	A1	У
0	0	1
0	1	0
1	0	1
1	1	1













- Rationale
 - $Y = f(A_0, A_1)$ defined as it follows:

A_o	A1	Y
0	0	1
0	1	0
1	0	1
1	1	1













How is a LUT made?






• LUT architecture outline





LUT architecture outline





 LUT architecture outline Inputs { A R Decoding logic

H

N sequential stages

of multiplexers




- LUT architecture outline
 - Example: $Y_2 = f(A_0, A_1)$

$$A = A_0$$

$$B = A_1$$

$$C = Y_2$$






- LUT architecture outline
 - Example: $Y_2 = f(A_0, A_1)$

A_o	A1	1/2
0	0	1
0	1	0
1	0	1
1	1	0

$$A = A_0$$

$$B = A_1$$

$$C = \frac{1}{2}$$






- LUT architecture outline
 - Example: $Y_2 = f(A_0, A_1)$

A₀ A₁
$$\frac{\chi_2}{2}$$
0 0 1
0 1
1 0
1 1
0 1

$$A = A_0$$

$$B = A_1$$

$$C = Y_2$$






- LUT architecture outline
 - Example: $Y_2 = f(A_0, A_1)$

A₀ A₁
$$\frac{\chi_2}{2}$$
0 0 1
0 1 0
1 1 0

$$A = A_0$$

$$B = A_1$$

$$C = Y_2$$






- LUT architecture outline
 - Example: $Y_2 = f(A_0, A_1)$

A_o	AI	/2
0	0	1
0	1	0
1	0	1
1	1	0

$$A = A_0$$


$$B = A_1$$

$$C = Y_2$$






How are memory cells realized?






How are memory cells realized?


• Anti-fuse (OTP FPGA)









How are memory cells realized?











How are memory cells realized?


• **SRAM** (Reprogrammable FPGA)








- How are memory cells realized?
 - **SRAM** (Reprogrammable FPGA)








- The one in this example can called 2–LUT
 - 2 inputs


Earliest FPGAs were equipped with 3–LUTs

Modern FPGAs are equipped with 6–LUTs







Architecture outline





FPGA PAL








CLB

- The logic function block also embeds other resources to improve flexibility and performance
 - The overall block is called Configurable Logic Block (CLB)
 - It assumes different names based on the FPGA vendor
 - Altera/Intel
 - ALM = Adaptive Logic Module
 - Xilinx/AMD
 - CLB = Configurable Logic Block
 - Slice (in older FPGAs)
 - Microsemi/Microchip
 - LE = Logic Elements



CLB – Example


- ALM
 - Altera/Intel
 - Cyclone V FPGA






• Finally, we can see the overall architecture of an FPGA

Organized in regions









• Finally, we can see the overall architecture of an FPGA


• **IOB** : Input/Output Block


• RAM : RAM memory block

• **DSP** : Digital Signal Processor

_____ : local routing


• ____ : global routing







- Latest FPGAs can embed also a processor
 - Processor typically called HPS = Hard Processing Systems
 - Usually ARM processor
 - The overall device typically called FPGA SoC
 - SoC = System-on-Chip





Anti-fuse vs. SRAM

Anti-Fuse FPGA

SRAM FPGA

- OTP (One-Time Programmable)
- Permanent programming
 - Do not need to be re-programmed after power-on
- Robust against disturbances
 - E.g.: radiations → suitable for space applications
- It is not possible to test before the release

- Can be re-programmed
- Volatile programming
 - Need to be re-programmed after power-on
- Low resistance against disturbances
 - Electromagnetic disturb may change a SRAM bit, modifying the configuration and the functionality
- Possibility to test before the release



- Yes! For different reasons and/or a combination of them
 - Flexibility
 - Time-to-market
 - Costs



- Yes! For different reasons and/or a combination of them
 - Flexibility
 - Time-to-market
 - Costs
 - Possibility to re-program (SRAM FPGA) without changing/substituting the HW
 - Bug fixing
 - System update



- Yes! For different reasons and/or a combination of them
 - Flexibility
 - Time-to-market
 - Costs
 - Shorter time from being conceived until being available for sale
 - 3–6 Months vs. 3–5 years (typical time-to-market for ICs)



- Yes! For different reasons and/or a combination of them
 - Flexibility
 - Time-to-market
 - Costs
 - Do you remember of the photolithographic process to produce ICs?
 - The masks employed the process are strongly expansive
 - US \$ 1-10 Million !!!
 - It is a non-recurring cost (C_{NRE}) that is split over the volume of production (N)
 - $-\frac{C_{NRE}}{N}$ \rightarrow lower the volume N, higher the cost per unit



FPGA vs. IC – Cost vs. Volume of production

Assume

- C_{NRE} = Non-recurring costs
- C_{RE} = Recurring costs per unit


•
$$C_{RE_{IC}} \ll C_{RE_{FPGA}}$$

- C_{TOT} = Total cost per unit
- N = number of units

It follows that

•
$$C_{TOT_{FPGA}} = C_{RE_{FPGA}}$$

•
$$C_{TOT_{IC}} = C_{RE_{IC}} + \frac{C_{NRE}}{N}$$





FPGA – Last notes

Main vendors – EDA and main devices

Altera/Intel

EDA : Quartus Prime

Main FPGA families : Cyclone, Arria, Stratix

Xilinx/AMD

■ EDA : Vivado

Main FPGA families : Spartan, Kintex, Artix, Virtex

Microsemi/Microchip

■ EDA : Libero SoC

Main FPGA families : PolarFire, SmartFusion, RT (Radiation Tolerant)



Thank you for your attention

Luca Crocetti (luca.crocetti@unipi.it)