## RISC Instruction Set Architecture: Intel Nios 2 Proc.

# Instructions and Sequencing PROCESSOR IS DEFINED BY

- Instruction Set Architecture (ISA) can be seen as the specifications of a processor
  - ISA affects processor performances (RISC, CISC, ASIP\*)
  - Possible different implementations of the same ISA
- Instructions for a computer must support:
  - data transfers to and from the memory
  - arithmetic and logic operations on data which a
  - program sequencing and control
  - input/output transfers

- complexity
BUT MUST SUPPORT: \*\*

<sup>\*</sup> Application-Specific Instruction set Processor

#### RISC and CISC Instruction Sets

- Nature of instructions distinguishes computer
- Two fundamentally different approaches
- ARM Reduced Instruction Set Computers (RISC) have one-word instructions and require arithmetic operands to be in registers
- Complex Instruction Set Computers (CISC) have multi-word instructions and allow operands directly from memory

#### RISC Instruction Sets

- Each RISC instruction occupies a single word
- A load/store architecture is used, meaning:
  - only Load and Store instructions are used to access memory operands
  - operands for arithmetic/logic instructions
     must be in registers, or one of them
     can be provided explicitly in the instruction
     word (*Immediate* operand)
  - Load proc\_register, mem\_location
  - Addressing mode specifies actual memory location

#### Nios II Main Characteristics

- RISC-style architecture (all instructions are 32-bit long)
- 32-bit data word
- 2x memory interfaces (Harvard architecture)
- Byte-addressable memory space:
  - With little-endian addressing scheme
     (lower byte addresses used for less significant bytes)
  - The LOAD and STORE instructions can transfer data in: word, half-word, and byte
- 32 general-purpose registers, 32-bit long
- Several additional control registers
- 2 versions: economy (5-stage) and fast (6-stage w. pipelining)

## Nios II registers (1)

#### General-purpose registers (r0-r31)

Register	Name	Function	Register	Name	Function
r0	zero	0x00000000	r16		Callee-saved register
r1	at	Assembler temporary	r17		Callee-saved register
r2		Return value	r18		Callee-saved register
r3		Return value	r19		Callee-saved register
r4		Register arguments	r20		Callee-saved register
r5		Register arguments	r21		Callee-saved register
r6		Register arguments	r22		Callee-saved register
r7		Register arguments	r23		Callee-saved register
r8		Caller-saved register	r24	et	Exception temporary
r9		Caller-saved register	r25	bt	Breakpoint temporary (1)
r10		Caller-saved register	r26	gp	Global pointer
r11		Caller-saved register	r27	sp	Stack pointer
r12		Caller-saved register	r28	fp	Frame pointer
r13		Caller-saved register	r29	ea	Exception return address
r14		Caller-saved register	r30	ba	Breakpoint return address (2)
r15		Caller-saved register	r31	ra	Return address

## Addressing Modes (1)

- How operands are specified in an instruction
- Nios 2 proc. supports 5 addressing modes:
  - Immediate mode: a 16-bit operand is contained in the instruction itself. This value is (sign-)extended to produce a 32-bit operand for (arithmetic) instructions
  - Register mode: the operand is the content of a register
  - Register indirect mode: the effective address of the operand is the content of a register

M= 32 ant ani 2. On-1 + 2 an-2+. UNSIGNED NUMBER SIGNED  $-2a Q_{m-1} + 2 Q_{m-2} + ...$ +20,+00 NUMBER . (2's complement) ant and an-z ... a, ao MUST. REPLICATE (-2°an-1. -2°an-1+2an-1)+2°an-2+...+2a1+a.

## Addressing Modes (2)

- Nios 2 proc. supports 5 addressing modes:
  - Displacement mode: the effective address of the operand is obtained by adding the content of a register and a 16-bit value contained in the instruction itself.
  - Absolute mode: is a particular case of the
     Displacement mode when the register is r0
- E.g. addi r3, r2, 100 the content of r2 is added to 100 and the result placed in r3

## Addressing Modes (3)

Nios II addressing modes.

Involves appropriate extension to 32 bit

Name	Assembler syntax	Addressing function
Immediate	Value	Operand ≠ Value
Register	r <i>i</i>	EA = ri
Register indirect	(ri)	EA = [ri]
Displacement	X(ri)	EA = [ri] + X
Absolute	LOC(r0)	EA = LOC

EA = effective address

Value = a 16-bit signed number

X = a 16-bit signed displacement value

[ri] indicates the content of the register ri

## Instruction formats (1)


- RISC-style instructions (all 32-bit long)
  - Load/store architecture for data transfers
  - Arithmetic/logic instructions use registers
- Three instruction types:

```
I-type OP dst_reg, src_reg, immediate
R-type OP dst_reg, src_reg1, src_reg2
J-type OP label_or_address
```


label\_or\_address is a 26-bit unsigned immediate
 value

## Instruction formats (2)

• I-type instructions include arithmetic and logical operations in which one operand is a constant, such as addi and andi; branch operations; load and store operations; and cache management operations.




 R-type instructions include arithmetic and logical operations such as add, and, nor; comparison operations such as cmpeq and cmplt



• **J-type instructions** such as call and jmpi, transfer execution anywhere within a 256-MB range

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	IMM26											0	P																		



store word to memory / 10 load // perpheral load LDW/.LDW10

### **Notation Conventions**

Notation	Meaning
X ← Y	X is written with Y
PC ← X	The program counter (PC) is written with address X; the instruction at X is the next instruction to execute
PC	The address of the assembly instruction in question
rA, rB, rC	One of the 32-bit general-purpose registers
prs.rA	General-purpose register rA in the previous register set
IMMn	An n-bit immediate value, embedded in the instruction word
IMMED	An immediate value
X <sub>n</sub>	The nth bit of X, where $n = 0$ is the LSB
X <sub>nm</sub>	Consecutive bits n through m of X
0×NNMM	Hexadecimal notation
X : Y	Bitwise concatenation For example, $(0x12:0x34) = 0x1234$
σ(X)	The value of X after being sign-extended to a full register-sized signed integer
X >> n	The value X after being right-shifted n bit positions
X << n	The value X after being left-shifted n bit positions
X & Y	Bitwise logical AND
X   Y	Bitwise logical OR
	continued

## Notation Conventions (con't)

Notation	Meaning
X ^ Y	Bitwise logical XOR
~X	Bitwise logical NOT (one's complement)
Mem8[X]	The byte located in data memory at byte address X
Mem16[X]	The halfword located in data memory at byte address X
Mem32[X]	The word located in data memory at byte address X
label	An address label specified in the assembly file
(signed) rX	The value of rX treated as a signed number
(unsigned) rX	The value of rX treated as an unsigned number

#### Load and Store Instructions

- For moving data between memory (or I/O) and general-purpose registers
- Words, half-words, bytes; alignment required
- Variants available for I/O (uncached) access
- Examples:

#### **Arithmetic Instructions**

- add, addi (16-bit immediate is sign-extended)
- sub, subi, mul, and muli are similar
- Mult. is unsigned, result is truncated to 32 bits
- div (signed values), divu (unsigned values)
- Examples:

```
add r2, r3, r4 //(r2 \leftarrow [r3] + [r4])
muli r6, r7, 4096 //(r6 \leftarrow [r7] \times 4096)
divu r8, r9, r10 //(r8 \leftarrow [r9] / [r10])
```

## **Logic Instructions**

- and, or, xor, nor have 2 register operands
- andi, ori, xori, nori have a register operand and an immediate operand that is zero-extended from 16 bits to 32 bits
- Examples:

```
or r7, r8, r9 //(r7 \leftarrow [r8] \text{ OR } [r9])
andi r4, r5, 0xFF //(r4 \leftarrow [r5] \text{ AND } 255)
```

• andhi, orhi, xorhi shift 16-bit immediate left and clear lower 16 bits to zero

#### Move Pseudo-Instructions

Pseudoinstructions provided for convenience:

```
mov ri, rj => add ri, r0, rj movi ri, Val16 => addi ri, r0, Val16 moviu ri, Val16 => ori ri, r0, Val16
```

Move Immediate Address for 32-bit value:

```
movia ri, LABEL => orhi ri, r0, LABEL_HI ori ri, ri, LABEL_LO
```

 LABEL\_HI is upper 16 bits of LABEL, and LABEL\_LO is lower 16 bits of LABEL

## Branch and Jump Instructions

- Unconditional branch: **br LABEL**
- Instruction encoding uses signed 16-bit byte offset
- Signed/unsigned comparison and branch:

```
blt ri, rj, LABEL // signed [ri] < [rj] bltu ri, rj, LABEL// unsigned [ri] < [rj]
```

- beq, bne, bge, bgeu, bgt, bgtu, ble, and bleu
- Unconditional branch beyond 16-bit offset:

```
jmp ri // jump to address in ri
```

## Subroutine Linkage Instructions

- Subroutine call instruction: call LABEL
- Saves return address (from PC) in r31 (ra)
- Target encoded as 26-bit immediate, Value26
- At execution time, 32-bit address derived as:
   Jump address: PC<sub>31-28</sub>: Value26: 00
- Call with target in register: callr ri
- Return instruction: ret
  - Branches to address saved in r31 (ra)

#### **Comparison Instructions**

- Result of comparing two operands is placed in destination register: 1 (if true) or 0 (if false)
- Less-than comparisons that set ri to 0 or 1:

```
cmplt ri, rj, rk // signed [rj] < [rk]
cmpltu ri, rj, rk // unsigned [rj] < [rk]
cmplti ri, rj, Vall6 // signed [rj] < Vall6
cmpltui ri, rj, Vall6 //unsigned [rj] <Vall6</pre>
```

- Val16 is sign- or zero-extended based on type
- Similarly for: ...eq.., ...ne.., ...le.., ...ge.., ...gt..

#### Shift and Rotate Instructions

• Shift right logical **r***j*, destination register is **r***i*:

```
srl ri, rj, rk //shift by amount in rk srli ri, rj, Val5 //shift by immediate value
```

- Shift right arithmetic **sra**, **srai**: same as above except that sign in bit  $rj_{31}$  is preserved
- Shift left logical sll, slli
- Rotate left rol, roli
- Rotate right ror (no immediate version)

#### **Pseudoinstructions**

- mov, movi, and movia already discussed;
   translated to other instructions by assembler
- Subtract immediate is actually add immediate with negation of constant:

```
subi ri, rj, Value16 \Rightarrow addi ri, rj, \negValue16
```

Also can swap operands for comparisons:

```
bgt ri, rj, LABEL => blt rj, ri, LABEL
```

 Awareness of pseudoinstructions is not critical, except when examining assembled code

### Carry/Overflow Detection for Add

- Nios II does not have condition codes (flags)
- Arithmetic performed in same manner for signed and unsigned operands
- Detect carry/overflow needs more instructions
- Carry Detection (unsigned operands): test if unsigned result is less than either one of the operands:

```
add r4, r2, r3 cmpltu r5, r4, r2
```

• Carry bit is in r5

## Carry/Overflow Detection for Add

- Overflow Detection (signed operands): compare signs of operands & result
- Use xor, and to check for same operand signs and different sign for result:

```
add r4, r2, r3

xor r5, r4, r2

xor r6, r4, r3

and r5, r5, r6

blt r5, r0, OVERFLOW
```

Similar checks for subtract carry/overflow

#### References

- Intel, "Nios II Processor Reference Guide," n2cpu-nii5v1gen2-683836-666887-2.pdf
  - 8. Instruction Set Reference
- C. Hamacher, Z. Vranesic, S. Zaky, N. Manjikian "Computer Organization and Embedded Systems," McGraw-Hill International Edition
  - Appendix B: from B.1 to B.10