



Electronics Systems (938II)

Lecture 2.1

Building Blocks of Electronic Systems – MUX, DEMUX, XOR, Comparator

Building Blocks of Electronic Systems

- An electronic system is made of combinational and/or sequential circuits
 - **Combinational** circuit
 - Output depends only on the current input(s)
 - **Sequential** circuit
 - Output depends on both the current input(s) and the current state
 - Current state = previous output → It has memory

Building Blocks of Electronic Systems



- Combinational circuits
 - The best known and most widely used are the NOT, AND and OR gates
 - Any logic function can be implemented using a combination of these gates
- Or, NOT, NOR and NAND gates
 - Remember advantages of active-low logic
 - Remember De Morgan's laws
 - $A \cdot B = \overline{\overline{A} + \overline{B}}$
 - $A + B = \overline{\overline{A} \cdot \overline{B}}$

Building Blocks of Electronic Systems

- Combinational circuits
 - Other primitives exist
 - For example, the multiplexer (or MUX)

Multiplexer (or MUX)



- Logic symbol and functionality
 - 1 (input) control signal = sel
 - 1 output = y
 - N (data) inputs, e.g., N = 2: a, b
 - If $\text{sel} = 0 \rightarrow y = a$, else ($\text{sel} = 1$) $\rightarrow y = b$
 - Bit width of sel must be $\geq \text{ceil}(\log_2(N))$
 - Output and (data) inputs can also be multi-bit



Multiplexer (or MUX)

- Gate-level circuit



- If $sel = 0 \rightarrow y = a$, else ($sel = 1$) $\rightarrow y = b \quad \longrightarrow \quad y = a \cdot \overline{sel} + b \cdot sel$



Multiplexer (or MUX)

- Gate-level circuit



- If $sel = 0 \rightarrow y = a$, else ($sel = 1$) $\rightarrow y = b \quad \longrightarrow \quad y = a \cdot \overline{sel} + b \cdot sel$



Multiplexer (or MUX)

- Gate-level circuit



- If $sel = 0 \rightarrow y = a$, else ($sel = 1$) $\rightarrow y = b \quad \longrightarrow \quad y = a \cdot \overline{sel} + b \cdot sel$



Multiplexer (or MUX)

- Gate-level circuit

- If $sel = 0 \rightarrow y = a$, else ($sel = 1$) $\rightarrow y = b \quad \longrightarrow \quad y = a \cdot \overline{sel} + b \cdot sel$





transistor count = 20!!!

Multiplexer (or MUX)

- Gate-level circuit

- If $sel = 0 \rightarrow y = a$, else ($sel = 1$) $\rightarrow y = b \quad \longrightarrow \quad y = a \cdot \overline{sel} + b \cdot sel$



equivalent!
(NAND gate-based)



Multiplexer (or MUX)

- Gate-level circuit


- If $sel = 0 \rightarrow y = a$, else ($sel = 1$) $\rightarrow y = b \quad \longrightarrow \quad y = a \cdot \overline{sel} + b \cdot sel$




Multiplexer (or MUX)

- Gate-level circuit

- If $sel = 0 \rightarrow y = a$, else ($sel = 1$) $\rightarrow y = b \quad \longrightarrow \quad y = a \cdot \overline{sel} + b \cdot sel$




(NAND gate-based)




Multiplexer (or MUX)

- Gate-level circuit

- If $sel = 0 \rightarrow y = a$, else ($sel = 1$) $\rightarrow y = b \quad \longrightarrow \quad y = a \cdot \overline{sel} + b \cdot sel$




(NAND gate-based)




Multiplexer (or MUX)

- Gate-level circuit

- If $sel = 0 \rightarrow y = a$, else ($sel = 1$) $\rightarrow y = b \longrightarrow y = a \cdot \overline{sel} + b \cdot sel$




(NAND gate-based)




Multiplexer (or MUX)

- Gate-level circuit

- If $sel = 0 \rightarrow y = a$, else ($sel = 1$) $\rightarrow y = b \quad \longrightarrow \quad y = a \cdot \overline{sel} + b \cdot sel$





(NAND gate-based)



transistor count = 14: lower (before was 20)!

Demultiplexer (or DEMUX)

- Opposite of MUX
- Logic symbol and functionality
 - 1 (input) control signal = sel
 - N outputs, e.g., N = 2: a, b
 - 1 (data) input = i
- If $\text{sel} = 0 \rightarrow a = i$, else ($\text{sel} = 1$) $\rightarrow b = i$
- Bit width of sel must be $\geq \text{ceil}(\log_2(N))$
- Outputs and (data) input can also be multi-bit



XOR (or exclusive-OR)

- Description
 - Two inputs
 - One output
- Functionality
 - One input or the other one is equal to (logic) 1
 - **Exclusive OR** (one or the other)
- Boolean symbol: \oplus




Truth table

a	b	$y = a \oplus b$
0	0	0
0	1	1
1	0	1
1	1	0

XOR (or exclusive-OR)


- Another single-gate logical function
 - Logic symbol = gate-level symbol




(gate-level = logic symbol)

XOR (or exclusive-OR)

- Another single-gate logical function
 - Logic symbol = gate-level symbol



(gate-level = logic symbol)




(transistor-level)

XOR (or exclusive-OR)

- Let's verify it works

Truth table

a	b	$y = a \oplus b$
0	0	0
0	1	1
1	0	1
1	1	0




(transistor-level)

XOR (or exclusive-OR)

- Let's verify it works

Truth table

a	b	$y = a \oplus b$
0	0	0
0	1	1
1	0	1
1	1	0




(transistor-level)

XOR (or exclusive-OR)

- Let's verify it works

Truth table

a	b	$y = a \oplus b$
0	0	0
0	1	1
1	0	1
1	1	0




XOR (or exclusive-OR)

- Let's verify it works

Truth table

a	b	$y = a \oplus b$
0	0	0
0	1	1
1	0	1
1	1	0




(transistor-level)

XOR (or exclusive-OR)

- Let's verify it works

Truth table

a	b	$y = a \oplus b$
0	0	0
0	1	1
1	0	1
1	1	0




(transistor-level)

XNOR (or exclusive-NOR)


- Logical complement of XOR
 - Boolean symbol: \oplus
 - Another single-gate logical function
 - Logic symbol = gate-level symbol

a	b	$y = a \oplus b$
0	0	1
0	1	0
1	0	0
1	1	1

Truth table



(gate-level)




(transistor-level)

XNOR (or exclusive-NOR)

- Logical complement of XOR
 - Boolean symbol: \oplus
 - Another single-gate logical function
 - Logic symbol = gate-level symbol


a	b	$y = a \oplus b$
0	0	1
0	1	0
1	0	0
1	1	1

Truth table



(gate-level)

*It works: trust me!
(or verify on your own)*



(transistor-level)

Comparator

- Looking at the truth table of the XOR (or XNOR) function, essentially it indicates if inputs are different (or equal)

XOR truth table

a	b	$y = a \oplus b$
0	0	0
0	1	1
1	0	1
1	1	0



1 when **inputs** are **different**

XNOR truth table

a	b	$y = a \overline{\oplus} b$
0	0	1
0	1	0
1	0	0
1	1	1



1 when **inputs** are **equal**

Comparator

- Looking at the truth table of the XOR (or XNOR) function, essentially it indicates if inputs are different (or equal)

XOR truth table

a	b	$y = a \oplus b$
0	0	0
0	1	1
1	0	1
1	1	0



1 when **inputs** are **different**

XNOR truth table

a	b	$y = a \overline{\oplus} b$
0	0	1
0	1	0
1	0	0
1	1	1



1 when **inputs** are **equal**




Can be used to build comparators

- check if two vectors (single-bit or multi-bit) are different (or equal)


Comparator

- Parallel version: $\text{DIFF} = 1$, if inputs are different (otherwise 0)

1-bit comparator



4-bit comparator



Comparator

- Parallel version: DIFF = 1, if inputs are different (otherwise 0)


- Inputs

- $a = \{a_3 a_2 a_1 a_0\}$
- $b = \{b_3 b_2 b_1 b_0\}$

- Example

- $a = \{1101\}$
- $b = \{1101\}$

4-bit comparator



Comparator

- Parallel version: DIFF = 1, if inputs are different (otherwise 0)


- Inputs

- $a = \{a_3 \ a_2 \ a_1 \ a_0\}$
- $b = \{b_3 \ b_2 \ b_1 \ b_0\}$

- Example

- $a = \{1101\}$
- $b = \{1011\}$


4-bit comparator



Comparator

- Iterative (or sequential) version: EQ = 1, if inputs are equal


n-bit comparator



Comparator

- Iterative (or sequential) version: EQ = 1, if inputs are equal


n-bit comparator



Comparator


- Iterative (or sequential) version: EQ = 1, if inputs are equal

n-bit comparator



CMP truth table

eqi	a_i	b_i	c	eqo
0	x	x	x	0
1	0	0	1	1
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1




Comparator

- Iterative (or sequential) version: $EQ = 1$, if inputs are equal

- Example: 4-bit comparator

- $a = \{1101\}$
- $b = \{1101\}$



CMP truth table


eqi	a_i	b_i	c	eqo
0	x	x	x	0
1	0	0	1	1
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1

Comparator

- Iterative (or sequential) version: EQ = 1, if inputs are equal

- Example: 4-bit comparator

- $a = \{1101\}$
- $b = \{1011\}$




CMP truth table

eqi	a _i	b _i	c	eqo
0	x	x	x	0
1	0	0	1	1
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1

Comparator

- Iterative (or sequential) version: $EQ = 1$, if inputs are equal
 - For very long n -bit input vectors (i.e. n is very high), it may reduce resource consumption
 - But very long path/delay



Exercise with SystemVerilog

- Implementation of a MUX and simulation with Modelsim

Exercise with SystemVerilog

- Implementation of a MUX and simulation with Modelsim

```
module mux_2_to_1 (  
    input    a  
    ,input    b  
    ,input    sel  
    ,output    y  
);
```

??
-.



```
endmodule
```

Exercise with SystemVerilog

- Implementation of a MUX and simulation with Modelsim

```
module mux_2_to_1 (  
    input    a  
    ,input    b  
    ,input    sel  
    ,output    y  
);
```

```
    assign y = sel ? b & a;
```

```
endmodule
```

- **Continuous assignment**
 - wire signal
 - **syntax:** assign <signal> = <expression>;

Exercise with SystemVerilog

- Implementation of a MUX and simulation with Modelsim

```

module mux_2_to_1 (
    input    a
  ,input    b
  ,input    sel
  ,output   y
);

```

- **Continuous assignment**

- wire signal
- syntax: `assign <signal> = <expression>;`

y = wire: ports are wire type by default

```

assign y = sel ? b & a;

```

```

endmodule

```

Exercise with SystemVerilog

- Implementation of a MUX and simulation with Modelsim

```
module mux_2_to_1 (  
    input    a  
    ,input    b  
    ,input    sel  
    ,output    y  
);
```

```
    assign y = sel ? b & a;
```

```
endmodule
```

- **Continuous assignment**
 - **wire** signal
 - **syntax:** assign <signal> = <expression>;
- **Ternary operator**
 - <condition> ? <if true> : <if false>
 - sel ? ... → sel == 1 ? ...
 - Non-zero value = true
 - Zero value = false

Exercise with SystemVerilog

- Implementation of a MUX and simulation with Modelsim

```
module mux_2_to_1_v2 (  
    input      a  
    ,input      b  
    ,input      sel  
    ,output reg y  
);
```

```
    always_comb  
        if(sel)  
            y = b;  
        else  
            y = a;
```

```
endmodule
```

- **Blocking assignment**

- **reg** signal
- **always_comb** block
- operator =

Exercise with SystemVerilog

- Implementation of a MUX and simulation with Modelsim

```
module mux_2_to_1_v2 (  
    input      a  
    ,input      b  
    ,input      sel  
    ,output reg y  
);
```

```
    always_comb  
        if(sel)  
            y = b;  
        else  
            y = a;
```

```
endmodule
```

- **Blocking assignment**

- `reg signal`
- `always_comb` block
- operator `=`

Exercise with SystemVerilog

- Implementation of a MUX and simulation with Modelsim

```
module mux_2_to_1_v2 (  
    input      a  
    ,input      b  
    ,input      sel  
    ,output reg y  
);
```

```
    always_comb  
        if(sel)  
            y = b;  
        else  
            y = a;  
  
endmodule
```

- **Blocking assignment**

- **reg** signal
- **always_comb** block
- operator =

- **if-else statement:**

```
    if (<condition>  
        <assignment>  
    else  
        <assignment>
```

Exercise with SystemVerilog

- Implementation of a MUX and simulation with Modelsim

```
module mux_4_to_1 (  
    input          a  
    ,input         b  
    ,input         c  
    ,input         d  
    ,input [1:0]   sel  
    ,output reg    y  
);  
  
    always_comb  
    case(sel)  
        2'b00: y = a;  
        2'b01: y = b;  
        2'b10: y = c;  
        2'b11: y = d;  
    endcase  
  
endmodule
```

- **case statement:**
 case (<signal>
 <case value 1> : <assignment>;
 <case value 2> : <assignment>;
 ...
 endcase

Exercise with SystemVerilog

- Implementation of a MUX and simulation with Modelsim

```
module mux_4_to_1 (  
    input          a  
    ,input         b  
    ,input         c  
    ,input         d  
    ,input [1:0]    sel  
    ,output reg     y  
);  
  
    always_comb  
        case(sel)  
            2'b00: y = a;  
            2'b01: y = b;  
            2'b10: y = c;  
            2'b11: y = d;  
        endcase  
  
endmodule
```

- **case** statement:
 case (<signal>
 <case value 1> : <assignment>;
 <case value 2> : <assignment>;
 ...
 endcase

 • if not all the cases are specified, the **default** case must be included:
 ...
 default: <assignment>;
 endcase

Exercise with SystemVerilog

- Implementation of a MUX and simulation with Modelsim

```
module mux_4_to_1 (  
    input          a  
    ,input         b  
    ,input         c  
    ,input         d  
    ,input [1:0]   sel  
    ,output reg    y  
);  
  
    always_comb  
        case(sel)  
            2'b00: y = a;  
            2'b01: y = b;  
            2'b10: y = c;  
            2'b11: y = d;  
        endcase  
  
endmodule
```

- Constants

- **syntax:** <bit width>'<base><value>

- examples:

- 2'b00
- 4'd0
- 16'hFA3E
- ...

Exercise with SystemVerilog

- Implementation of a MUX and simulation with Modelsim

```
module mux_4_to_1 (  
    input          a  
    ,input         b  
    ,input         c  
    ,input         d  
    ,input [1:0]   sel  
    ,output reg    y  
);  
  
    always_comb  
        case(sel)  
            2'b00: y = a;  
            2'b01: y = b;  
            2'b10: y = c;  
            2'b11: y = d;  
        endcase  
  
endmodule
```

- Constants
 - syntax: <bit width>'<base><value>
 - b = binary
 - d = decimal
 - h = hexadecimal

Exercise with SystemVerilog

- Additional note
 - If any of the previous assignment blocks (i.e., always_comb, if-else, case value) contains more than one assignment, the **begin – end** delimiters must be used

```
always_comb begin
    y1 = a;
    y2 = c;
end
```

```
always_comb
    if (sel) begin
        y1 = a;
        y2 = c;
    end
    else begin
        y1 = b;
        y2 = d;
    end
```

```
always_comb begin
    if (sel1)
        y1 = a;
    else
        y1 = b;

    if(sel2)
        y2 = c;
    else
        y2 = d;

end
```

```
always_comb
    case(sel)
        2'b00: begin
            y1 = a;
            y2 = c;
        end

        2'b10: begin
            // ...
        end

        // ...

    endcase
```

Exercise with SystemVerilog

- Implementation of a MUX and simulation with Modelsim
 - You can find all the files about this exercise in the dedicated folder on the Team of the course
 - File > Electronics Systems module > Crocetti > Exercises > 2.1
 - Try to simulate the different implementations of the MUX with Modelsim
 - Refer to Lecture 1.2



Thank you for your attention

Luca Crocetti
(luca.crocetti@unipi.it)