


Electronics Systems (938II)


Lecture 2.6

Building Blocks of Electronic Systems – Timing constraints




- Do you remember of registers and flip-flops?
 - They are edge-triggered, i.e. the output change only on the triggering edge of the clock signal









- Do you remember of registers and flip-flops?
 - To work properly, the input signal (D), must be stable
 - A certain time interval before the (triggering) edge of clock
 - A certain time interval after the (triggering) edge of clock









- Do you remember of registers and flip-flops?
 - Otherwise, the register/flip-flop goes into a metastable state
 - I.e., the output is unpredictable
 - It oscillates for a while between 0 and 1, and then settles down to either 1 or 0









- Do you remember of registers and flip-flops?
 - Otherwise, the register/flip-flop goes into a metastable state
 - I.e., the output is unpredictable
 - It oscillates for a while between 0 and 1, and then settles down to either 1 or 0









- Do you remember of registers and flip-flops?
 - The interval time in which the input must be stable
 - **Before** the triggering-edge of clock is called **setup time**: t_S
 - lacktriangle After the triggering-edge of clock is called **hold time** : t_H








- To check whether the conditions on setup and hold times are met, any digital synchronous circuit can be split in register-to-register paths
 - RTL representation of the circuit






- An example
 - How many paths?






- An example
 - How many paths?
 - 4!






- An example
 - How many paths?
 - 4!
 - **1**






- An example
 - How many paths?
 - 4!
 - **1** 2






- An example
 - How many paths?
 - 4!
 - **3**






- An example
 - How many paths?
 - 4!
 - **4**






Setup and hold times refer to the path between input data and clock






• However, for this analysis, also other time intervals must also be considered






- However, for this analysis, also other time intervals must also be considered
 - t_{pd} = propagation delay of combinational circuit between the registers






- However, for this analysis, also other time intervals must also be considered
 - t_{co} = clock-to-output time, i.e. the time required to settle a valid output on an output pin after a clock transition






- In addition
 - The source register is called the launch register, and the corresponding clock signal is called the launch clock






- In addition
 - The destination register is called the capture register, and the corresponding clock signal is called the capture clock






- Ideally, the launch and capture clocks are the same signal with a period T_{clk} , but let's consider them as two distinct signals
 - It depends on the circuit manufacturing process
 - Trust me for a while







- Let's start by determining the timing constraint on the setup time
 - Let's define the points
 - A = the output pin of the launch register
 - **B** = the input pin of the capture register













If $t_2 > t_3$, the change of input to the capture register (B) falls in the setup time, so ...
























$$t_1 + t_{co} + t_{pd} \le t_1 + T_{clk} - t_S$$

$$t_{1} + t_{co} + t_{pd} \leq t_{1} + T_{clk} - t_{S}$$



$$t_1 + t_{co} + t_{pd} \le t_1 + T_{clk} - t_S \qquad \Rightarrow \quad t_S + t_{co} + t_{pd} \le T_{clk}$$




$$t_1 + t_{co} + t_{pd} \le t_1 + T_{clk} - t_S \qquad \Rightarrow \quad t_S + t_{co} + t_{pd} \le T_{clk}$$

$$T_{clk} \ge t_S + t_{co} + t_{pd}$$



• To be honest, the propagation delay can be characterized by a minimum and

maximum value



•
$$T_{clk} \ge t_S + t_{co} + t_{pd}$$

•
$$t_{pd}$$
? = ?
$$\begin{cases} t_{pd_{min}} \\ t_{pd_{max}} \end{cases}$$



•
$$T_{clk} \ge t_S + t_{co} + t_{pd}$$

•
$$t_{pd}$$
? = ?
$$\begin{cases} t_{pd_{min}} \\ t_{pd_{max}} \end{cases}$$
 Worst case.



•
$$T_{clk} \ge t_S + t_{co} + t_{pd}$$

•
$$t_{pd}$$
? =?
$$\begin{cases} t_{pd_{min}} \\ t_{pd_{max}} \end{cases}$$
 Worst case.

• Why the worst case $(t_{pd_{\text{max}}})$?

Timing constraints – Setup time

•
$$T_{clk} \ge t_S + t_{co} + t_{pd}$$

•
$$t_{pd}$$
? =?
$$\begin{cases} t_{pd_{min}} \\ t_{pd_{max}} \end{cases}$$
 Worst case.

- Why the worst case $(t_{pd_{\max}})$?
- Because if the circuit works in the worst conditions, for sure it works also in the other conditions: typical, best

Timing constraints – Setup time

• Summarizing, the timing constraint on the setup time (t_S) is

$$T_{clk} \ge t_S + t_{co} + t_{pd_{max}}$$



Timing constraints – Setup time and clock frequency

• Summarizing, the timing constraint on the setup time (t_S) is

$$T_{clk} \ge t_S + t_{co} + t_{pd_{max}}$$

• The clock frequency is $f_{clk}=\frac{1}{T_{clk}}$, so the clock frequency must satisfy

$$f_{clk} \le \frac{1}{t_S + t_{co} + t_{pd_{max}}}$$

Timing constraints – Setup time and clock frequency


•
$$f_{clk} \le \frac{1}{t_S + t_{co} + t_{pd_{max}}}$$

• Therefore, the maximum frequency is:


$$f_{clk_{max}} = \frac{1}{t_S + t_{co} + t_{pd_{max}}}$$




Now let's move to the timing constraint on the hold time













If $t_7 < t_6$, the change of input to the capture register (B) falls in the hold time, so ...














$$t_5 + t_{co} + t_{pd} \ge t_5 + t_H$$



$$t_5 + t_{co} + t_{pd} \ge t_5 + t_H$$

$$t_5 + t_{co} + t_{pd} \ge t_5 + t_H$$
 $\rightarrow t_{co} + t_{pd} \ge t_H$



$$t_5 + t_{co} + t_{pd} \ge t_5 + t_H \qquad \rightarrow t_{co} + t_{pd} \ge t_H$$

$$t_H \le t_{co} + t_{pd}$$

•
$$t_H \le t_{co} + t_{pd}$$

•
$$t_{pd}$$
? = ?
$$\begin{cases} t_{pd_{min}} \\ t_{pd_{max}} \end{cases}$$



•
$$t_H \leq t_{co} + t_{pd}$$

•
$$t_{pd}$$
? =?
$$\begin{cases} t_{pd_{min}} & \text{worst case } \\ t_{pd_{max}} \end{cases}$$

Again, worst case for the same reasons

• Summarizing, the timing constraint on the hold time (t_H) is

$$t_H \le t_{co} + t_{pd_{min}}$$

Summary

• Setup
$$\rightarrow$$
 $T_{clk} \ge t_S + t_{co} + t_{pd_{max}} \rightarrow \left(f_{clk} \le \frac{1}{t_S + t_{co} + t_{pd_{max}}} \right)$

• Hold
$$\rightarrow$$
 $t_H \leq t_{co} + t_{pd_{min}}$

Summary

• Setup
$$\rightarrow$$
 $T_{clk} \ge t_S + t_{co} + t_{pd_{max}} \rightarrow \left(f_{clk} \le \frac{1}{t_S + t_{co} + t_{pd_{max}}} \right)$

• Hold
$$\rightarrow$$
 $t_H \leq t_{co} + t_{pd_{min}}$

• Is it ALL the truth?

Summary

• Setup
$$\rightarrow$$
 $T_{clk} \ge t_S + t_{co} + t_{pd_{max}} \rightarrow \left(f_{clk} \le \frac{1}{t_S + t_{co} + t_{pd_{max}}} \right)$

• Hold
$$\rightarrow$$
 $t_H \leq t_{co} + t_{pd_{min}}$


- Is it ALL the truth? No!
 - Some aspects are still missing




- Modern digital systems count a lot of transistors
 - We saw about VLSI: transistor count $\geq 10^6$
 - In some case up to 10^{10}
 - Part of these transistors are used for registers/flip-flops
 - A single clock signal must reach (physically) many registers
 - Ideally at the same time
 - However, this is not physically possible (because of the high density of registers)



- The clock distribution is a very delicate aspect of the chip manufacturing process
 - It constitutes a specific and dedicated step of the manufacturing process: CTS (Clock Tree Synthesis)
 - They exist techniques to optimize the distribution of clock and equalize it as much as possible






 Anyway, is not physically possible to make the distance between the clock source and the clock port of registers equal for all the registers

- And even if so, other (physical, and unpredictable) factors may cause delays on the clock between different registers
 - Temperature variations
 - Material imperfections
 - ...




Therefore, the delay model should include also the delay between the

launch clock and the capture clock






This slightly changes the previous constraints we determined





• In addition, also the wires delay (t_{w_i}) should be considered






And they exist corner cases that we did not consider




- And they exist corner cases that we did not consider
 - Input paths
 - Launch register misses






- And they exist corner cases that we did not consider
 - Output paths
 - Capture register misses






- Input and output paths would require a more accurate delay model
 - t_{id} = input delay (of the input pin)
 - t_{od} = output delay (of the output pin)






- And they exist corner cases that we did not consider
 - Others
 - Combinational logic misses



Both registers miss (combinational path)



We are going to analyze the more accurate delay models

- However, remember that
 - The timing analysis to check the setup and hold constraints are met is an essential part of the design process of a circuit
 - It is automated and called STA = Static Timing Analysis
 - It can be performed multiple times/at different level, since any step of the design process can add information about timing
 - Gate-level → information about gate delays
 - Transistor-level → information about delays of wires, pins, ...



- Also remember that
 - Setup violations
 - Can be fixed during design phase
 - Frequency lowering, insertion of pipeline(s) to reduce the path delay, ...
 - Can be fixed after the fabrication of the chip
 - Frequency lowering
 - Hold violations
 - Can be fixed during design phase
 - Inserting delay chains (e.g., cascade of NOT gates or buffers)
 - Cannot be fixed after the fabrication of the chip!!!



Thank you for your attention

Luca Crocetti (luca.crocetti@unipi.it)