

Electronics Systems (938II)

Lecture 2.1

Building Blocks of Electronic Systems – MUX, DEMUX, XOR, Comparator



Building Blocks of Electronic Systems

- An electronic system is made of combinational and/or sequential circuits
 - Combinational circuit
 - Output depends only on the current input(s)
 - Sequential circuit
 - Output depends on both the current input(s) and the current state
 - Current state = previous output → It has memory

Building Blocks of Electronic Systems

- Combinational circuits
 - The best known and most widely used are the NOT, AND and OR gates
 - Any logic function can be implemented using a combination of these gates
 - Or, NOT, NOR and NAND gates
 - Remember advantages of active-low logic
 - Rember De Morgan's laws

$$-A \cdot B = \overline{\overline{A} + \overline{B}}$$

$$-A + B = \overline{A \cdot \overline{B}}$$





Building Blocks of Electronic Systems

- Combinational circuits
 - Other primitives exist
 - For example, the multiplexer (or MUX)




- Logic symbol and functionality
 - 1 (input) control signal = sel
 - 1 output = y
 - N (data) inputs, e.g., N = 2: a, b
 - If sel = $0 \rightarrow y = a$, else (sel = 1) $\rightarrow y = b$
 - Bit width of sel must be $\geq ceil(\log_2(N))$
 - Output and (data) inputs can also be multi-bit









- Gate-level circuit
 - If sel = 0 \Rightarrow y = a, else (sel = 1) \Rightarrow y = b $y = a \cdot \overline{sel} + b \cdot sel$






- Gate-level circuit
 - If $sel = 0 \rightarrow y = a$, else (sel = 1) $\rightarrow y = b$ \longrightarrow $y = a \cdot \overline{sel} + b \cdot sel$








- Gate-level circuit
 - If sel = 0 \Rightarrow y = a, else (sel = 1) \Rightarrow y = b $y = a \cdot \overline{sel} + b \cdot sel$











- Gate-level circuit
 - If sel = 0 \Rightarrow y = a, else (sel = 1) \Rightarrow y = b $y = a \cdot \overline{sel} + b \cdot sel$






transistor court = 20!!!




- Gate-level circuit
 - If sel = 0 \Rightarrow y = a, else (sel = 1) \Rightarrow y = b $y = a \cdot \overline{sel} + b \cdot sel$

I equivalent!

(NAND gate-based)












- Gate-level circuit
 - If $sel = 0 \rightarrow y = a$, else (sel = 1) $\rightarrow y = b$ \longrightarrow $y = a \cdot \overline{sel} + b \cdot sel$












- Gate-level circuit
 - If $sel = 0 \rightarrow y = a$, else (sel = 1) $\rightarrow y = b$ \longrightarrow $y = a \cdot \overline{sel} + b \cdot sel$








- Gate-level circuit
 - If $sel = 0 \rightarrow y = a$, else (sel = 1) $\rightarrow y = b$ \longrightarrow $y = a \cdot \overline{sel} + b \cdot sel$









- Gate-level circuit
 - If sel = 0 \Rightarrow y = a, else (sel = 1) \Rightarrow y = b $\Rightarrow y = a \cdot \overline{sel} + b \cdot sel$

a — 0 b — 1 sel (NAND gate-based)





- Gate-level circuit
 - If sel = 0 \Rightarrow y = a, else (sel = 1) \Rightarrow y = b $y = a \cdot \overline{sel} + b \cdot sel$



a (NAND gate-based)

b sel

transistor count = 14: lover (before was 20)!





Demultiplexer (or DEMUX)

- Opposite of MUX
- Logic symbol and functionality
 - 1 (input) control signal = sel
 - N outputs, e.g., N = 2: a, b
 - 1 (data) input = i




- Bit width of sel must be $\geq ceil(\log_2(N))$
- Outputs and (data) input can also be multi-bit







- Description
 - Two inputs
 - One output
 - Functionality
 - One input or the other one is equal to (logic) 1
 - Exclusive OR (one or the other)






a	b	$y = a \oplus b$
0	0	0
0	1	1
1	0	1
1	1	0




- Another single-gate logical function
 - Logic symbol = gate-level symbol




(gate-level = logic symbol)



- Another single-gate logical function
 - Logic symbol = gate-level symbol



(gate-level = logic symbol)






• Let's verify it works

Truth table

a	b	$y = a \oplus b$
0	0	0
0	1	1
1	0	1
1	1	0






• Let's verify it works

Truth table

a	b	$y = a \oplus b$
0	0	0
0	1	1
1	0	1
1	1	0






• Let's verify it works

Truth table

a	b	$y = a \oplus b$
0	0	0
0	1	1
1	0	1
1	1	0






• Let's verify it works

Truth table

a	b	$y = a \oplus b$
0	0	0
0	1	1
1	0	1
1	1	0






• Let's verify it works

Truth table

a	b	$y = a \oplus b$
0	0	0
0	1	1
1	0	1
1	1	0







- Logical complement of XOR
 - Boolean symbol: $\overline{\bigoplus}$
 - Another single-gate logical function
 - Logic symbol = gate-level symbol

a	b	$y = a \overline{\bigoplus} b$
0	0	1
0	1	0
1	0	0
1	1	1





(gate-level)






- Logical complement of XOR


 - Another single-gate logical function
 - Logic symbol = gate-level symbol

a	b	$y = a \overline{\bigoplus} b$
0	0	1
0	1	0
1	0	0
1	1	1

Truth table



(gate-level)





Looking at the truth table of the XOR (or XNOR) function, essentially it indicates if inputs
are different (or equal)

XOR truth table

a	b	$y = a \oplus b$
0	0	0
0	1	1
1	0	1
1	1	0



1 when inputs are different

XNOR truth table

a	b	$y = a \overline{\bigoplus} b$
0	0	1
0	1	0
1	0	0
1	1	1



1 when inputs are equal



• Looking at the truth table of the XOR (or XNOR) function, essentially it indicates if inputs are different (or equal)

XOR truth table

a	b	$y = a \oplus b$
0	0	0
0	1	1
1	0	1
1	1	0



1 when inputs are different

XNOR truth table

a	b	$y = a \oplus b$
0	0	1
0	1	0
1	0	0
1	1	1



1 when inputs are equal



Can be used to build comparators

 check if two vectors (single-bit or multi-bit) are different (or equal)




• Parallel version: DIFF = 1, if inputs are different (otherwise 0)

1-bit comparator

$$a_0$$
 DIFF


4-bit comparator





- Parallel version: DIFF = 1, if inputs are different (otherwise 0)
 - Inputs
 - $a = \{a_3 \ a_2 \ a_1 \ a_0\}$
 - $b = \{b_3 b_2 b_1 b_0\}$
 - Example
 - a = {1101}
 - b = {1101}


4-bit comparator





- Parallel version: DIFF = 1, if inputs are different (otherwise 0)
 - Inputs
 - $a = \{a_3 \ a_2 \ a_1 \ a_0\}$
 - $b = \{b_3 b_2 b_1 b_0\}$
 - Example
 - a = {1101}
 - b = {1011}


4-bit comparator





• Iterative (or sequential) version: EQ = 1, if inputs are equal


n-bit comparator





• Iterative (or sequential) version: EQ = 1, if inputs are equal


n-bit comparator






• Iterative (or sequential) version: EQ = 1, if inputs are equal






CMP truth table

eqi	a _i	b _i	С	eqo
0	X	X	X	0
1	0	0	1	1
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1





- Iterative (or sequential) version: EQ = 1, if inputs are equal
 - Example: 4-bit comparator
 - a = {1101}
 - b = {1101}




CMP truth table

eqi	$\mathbf{a_{i}}$	b _i	С	eqo
0	X	Х	Х	0
1	0	0	1	1
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1



- Iterative (or sequential) version: EQ = 1, if inputs are equal
 - Example: 4-bit comparator
 - a = {1101}
 - b = {1011}




CMP truth table

eqi	$\mathbf{a_{i}}$	b _i	C	eqo
0	Х	Х	X	0
1	0	0	1	1
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1



Comparator

- Iterative (or sequential) version: EQ = 1, if inputs are equal
 - For very long n-bit input vectors (i.e. n is very high), it may reduce resource consumption







```
module mux_2_to_1 (
    input a
    ,input b
    ,input sel
    ,output y
);
```



```
module mux_2_to_1 (
    input a
    ,input b
    ,input sel
    ,output y
);

assign y = sel ? b & a;
endmodule
```

- Continuous assignment
 - wire signal
 - syntax: assign <signal> = <expression>;



```
module mux_2_to_1 (
    input a
    ,input b
    ,input sel
,output y

assign y = sel ? b & a;

endmodule

• Continuous assignment
    • wire signal
    • syntax: assign <signal> = <expression>;

wire type by default
```



Implementation of a MUX and simulation with Modelsim

```
module mux_2_to_1 (
    input a
    ,input b
    ,input sel
    ,output y
);

assign y = sel ? b & a;
endmodule
```

- Continuous assignment
 - wire signal
 - syntax: assign <signal> = <expression>;

Ternary operator

- <condition> ? <if true> : <if false>
- sel ? ... \rightarrow sel == 1 ? ...
 - Non-zero value = true
 - Zero value = false



```
module mux 2 to 1 v2 (
   input
  ,input
  ,input sel
  ,output reg y
  always comb
    if(sel)
      y = b;
    else
      y = a;
endmodule
```

- Blocking assignment
 - reg signal
 - **always_comb** block
 - operator =



Implementation of a MUX and simulation with Modelsim

```
module mux 2 to 1 v2 (
   input
  ,input
  ,input sel
  ,output reg y
  always comb
   if(sel)
     y = b;
   else
endmodule
```

Blocking assignment

- reg signal
- always_comb block
- operator =



```
module mux 2 to 1 v2 (
   input
  ,input
  ,input sel
  ,output reg y
  always comb
    if(sel)
      v = b;
    else
      y = a;
endmodule
```

```
    Blocking assignment
```

- reg signal
- always_comb block
- operator =

```
• if-else statement:
```



Implementation of a MUX and simulation with Modelsim

```
case statement:

case (<signal>)

<case value 1> : <assignment>;

<case value 2> : <assignment>;
```

endmodule

endcase



Implementation of a MUX and simulation with Modelsim

```
module mux 4 to 1 (
   input
  ,input
  ,input
  ,input
  ,input
         [1:0] sel
  ,output reg
  always comb
    case (sel)
      2'b00: y = a;
      2'b01: y = b;
      2'b10: y = c;
      2'b11: v = d;
    endcase
endmodule
```

case statement:

```
case (<signal>)
      <case value 1> : <assignment>;
      <case value 2> : <assignment>;
      ...
endcase
```

 if not all the cases are specified, the default case must be included:

```
...
default: <assignment>;
endcase
```



Implementation of a MUX and simulation with Modelsim

```
module mux 4 to 1 (
   input
  ,input
  ,input
  ,input
  ,input [1:0] sel
  ,output reg
  always comb
    case(sel)
     2'b00: y = a;
      2'b01: y = b;
     2'b10: y = c;
     2'b11: y = d;
    endcase
```

- Constants
 - syntax: <bit width>'<base><value>
 - examples:
 - 2'b00
 - 4'd0
 - 16'hFA3E
 - ...

endmodule



Implementation of a MUX and simulation with Modelsim

```
module mux 4 to 1 (
   input
  ,input
  ,input
  ,input
  ,input [1:0] sel
  ,output reg
  always comb
    case (sel)
      2'b00: y = a;
      2'b01: y = b;
      2'b10: y = c;
      2'b11: y = d;
    endcase
```

- Constants
 - syntax: <bit width>'<base><value>
 - b = binary
 - d = decimal
 - h = hexadecimal

endmodule



- Additional note
 - If any of the previous assignment blocks (i.e., always_comb, if-else, case value)
 contains more than one assignment, the begin end delimiters must be used

```
always_comb begin
  y1 = a;
  y2 = c;
end
```

```
always_comb
  if (sel) begin
    y1 = a;
    y2 = c;
end
else begin
    y1 = b;
    y2 = d;
end
```

```
always_comb begin

if (sel1)
    y1 = a;
else
    y1 = b;

if(sel2)
    y2 = c;
else
    y2 = d;

end
```

```
always_comb
  case(sel)
    2'b00: begin
    y1 = a;
    y2 = c;
  end

2'b10: begin
    // ...
  end

// ...
end
```



- Implementation of a MUX and simulation with Modelsim
 - You can find all the files about this exercise in the dedicated folder on the Team of the course
 - File > Electronics Systems module > Crocetti > Exercises > 2.1
 - Try to simulate the different implementations of the MUX with Modelsim
 - Refer to Lecture 1.2



Thank you for your attention

Luca Crocetti (luca.crocetti@unipi.it)