

Electronics Systems (938II)

Lecture 3.6

Semiconductor Memories – DRAM, SDRAM, and DDR



RAM – Reminder

- RAM classification
 - Static RAM (SRAM)
 - The memory content is hold over the time, as long as the memory is powered
 - Dynamic RAM (DRAM)
 - Even if the memory is powered, the memory content needs to be refreshed over the time, otherwise it is lost



RAM – Reminder

- RAM classification
 - Static RAM (SRAM)
 - The memory content is hold over the time, as long as the memory is powered
 - Dynamic RAM (DRAM)
 - Even if the memory is powered, the memory content needs to be refreshed over the time, otherwise it is lost



Capacitor

$$c \stackrel{\perp}{=}$$



- Capacitor
 - Memory bit = Voltage on capacitor (V_C)


$$c = \begin{matrix} & & & + \\ & & & v_c \end{matrix}$$



- Capacitor
 - Memory bit = Voltage on capacitor (V_C)


$$c = \begin{array}{c|c} & & + \\ & & v_c \\ \hline & & - \end{array}$$

$$V_C = \begin{cases} V_{CC} & (logic 1) \\ 0 & (logic 0) \end{cases}$$






- Architecture
 - Capacitor
 - 1x access transistor
 - WL_i = Word Line
 - BL_i = Bit Line






Working principle







- Working principle
 - Write
 - $WL_i = 1$
 - $\blacksquare BL_i = D$
 - -0V (logic 0)
 - $-V_{CC}$ (logic 1)






- Working principle
 - Write
 - $WL_i = 1$
 - $\blacksquare BL_i = D$
 - -0V (logic 0)
 - $-V_{CC}$ (logic 1)








- Working principle
 - After write
 - $WL_i = 0$
 - Assume 1 (V_{CC}) written in memory cell / on capacitor






- Working principle
 - After write
 - $WL_i = 0$
 - Assume 1 (V_{CC}) written in memory cell / on capacitor
 - Access transistor ≈ resistor (R)
 - High impedance when $WL_i = 0$ (transistor OFF)






- Working principle
 - After write
 - $WL_i = 0$
 - Assume 1 (V_{CC}) written in memory cell / on capacitor
 - Access transistor ≈ resistor (R)
 - High impedance when $WL_i = 0$ (transistor OFF)






- Working principle
 - After write
 - $WL_i = 0$
 - Assume 1 (V_{CC}) written in memory cell / on capacitor
 - Access transistor ≈ resistor (R)
 - High impedance when $WL_i = 0$ (transistor OFF)
 - Leakage (current, i) through capacitor dielectric
 - Not ideal!



 BL_i




- Working principle
 - After write
 - $WL_i = 0$
 - Assume 1 (V_{CC}) written in memory cell / on capacitor
 - Access transistor ≈ resistor (R)
 - High impedance when $WL_i = 0$ (transistor OFF)
 - Leakage (current, i) through capacitor dielectric
 - Not ideal!
 - C discharges!!!




 BL_i




- Working principle
 - After write
 - C discharges!!!









- Working principle
 - After write
 - C discharges!!!
 - Proportional to $R \cdot C = \tau$ (time constant)









- Working principle
 - After write
 - C discharges!!!
 - Proportional to $R \cdot C = \tau$ (time constant)
 - $\tau = 10 \div 100 \, ms$









- Working principle
 - After write
 - C discharges!!!
 - Proportional to $R \cdot C = \tau$ (time constant)
 - $\tau = 10 \div 100 \, ms$
 - Need of refresh









- Working principle
 - After write
 - C discharges!!!
 - Proportional to $R \cdot C = \tau$ (time constant)
 - $\tau = 10 \div 100 \, ms$
 - Need of refresh









- Working principle
 - After write
 - C discharges!!!
 - Proportional to $R \cdot C = \tau$ (time constant)
 - $\tau = 10 \div 100 \, ms$
 - Need of refresh







- Working principle
 - Read






- Working principle
 - Read
 - Step 1

$$-WL_i=0$$

$$-BL_j = \frac{V_{CC}}{2} = V_R$$
 (reading voltage)






- Working principle
 - Read
 - Step 1

$$-WL_i=0$$

$$-BL_j = \frac{V_{CC}}{2} = V_R$$

- Step 2
 - $-WL_i=1$






- Working principle
 - Read
 - Step 1

$$-WL_i=0$$

$$-BL_j = \frac{V_{CC}}{2} = V_R$$

- Step 2
 - $-WL_i=1$
 - $-BL_{j} \approx C_{B_{L}}$ (capacitor)
 - $-C_{B_L}\gg C$
 - $-V_{B_L}$ = voltage on C_{B_L}






- Working principle
 - Read
 - Step 1

$$-WL_i=0$$

$$-BL_j = \frac{V_{CC}}{2} = V_R$$

- Step 2
 - $-WL_i=1$
 - $-BL_{j}pprox C_{B_{L}}$ (capacitor)
 - $-C_{B_I}\gg C$
 - $-V_{B_L}$ = voltage on C_{B_L}






- Working principle
 - Read
 - Step 1

$$-WL_i=0$$

$$-BL_j = \frac{V_{CC}}{2} = V_R$$

- Step 2
 - $-WL_i=1$
 - $-BL_i \approx C_{B_L}$ (capacitor)
 - $-C_{B_I}\gg C$
 - $-V_{B_L}$ = voltage on C_{B_L}



Charge redistribution between C_{B_L} and C!





- Working principle
 - Read
 - Charge redistribution!


$$V_{B_L}$$
 C_{B_L} C_{B_L} C_{B_L}


- Read destroys data!
- Need of re-write!

Memory bit = 1 ($V_C = V_{CC}$)















- Working principle
 - Read
 - Charge redistribution!





Read destroys data!















- Working principle
 - Read
 - Charge redistribution!


$$V_{B_L}$$
 C_{B_L}
 C_{B_L}
 C_{B_L}
 C_{B_L}


- Read destroys data!
- Need of re-write!

Memory bit = 1 ($V_C = V_{CC}$)













- Working principle
 - Read
 - How to re-write?


- If
$$V_{B_L} > V_R \rightarrow 1$$


$$-$$
 If $V_{B_L} < V_R \rightarrow 0$

Memory bit = 1 ($V_C = V_{CC}$)












- Working principle
 - Read
 - How to re-write?


- If
$$V_{B_L} > V_R \rightarrow 1$$


$$- \text{ If } V_{B_L} < V_R \rightarrow 0$$


- $|V_{B_L} V_R|$
 - Very small value
 - Must be amplified!

Memory bit = 1 ($V_C = V_{CC}$)













- Working principle
 - Read
 - How to re-write?


- If
$$V_{B_L} > V_R \rightarrow 1$$


$$- \text{ If } V_{B_L} < V_R \rightarrow 0$$


- $|V_{B_L} V_R|$
 - Very small value
 - Must be amplified!
- Sense Amplifier (SA)














DRAM – Architecture and working principle


- Draft
 - Sense Amplifier (SA)





DRAM – Architecture and working principle


- Draft
 - Sense Amplifier (SA)
 - How?
 - Bistable !
 - We have already seen in SRAM






DRAM – Architecture and working principle

- Draft
 - Sense Amplifier (SA)
 - How?
 - Bistable !
 - We have already seen in SRAM






- Draft
 - Sense Amplifier (SA)
 - Write (W = 1)
 - Bistable is bypassed (OFF)
 - Write value on Bit Line





- Draft
 - Sense Amplifier (SA)
 - Write (W = 1)
 - Bistable is bypassed (OFF)
 - Write value on Bit Line
 - Read (W = 0)
 - Bistable is ON
 - Bistable regenerates memory bit (V_C)




 $W = \mathcal{O}$



- Draft
 - Bit Lines are "big" capacitors (C_{B_L})
 - SAs placed in the middle (of each BL) for balancing capacitive load (C_{B_L})
 - In addition
 - SA block merged with the column-decoder for resource saving and architecture simplification




• Draft






• Draft






• Draft






- Draft
 - Other problem(s)
 - When reading (or writing)
 - $-WL_i$ moves from 0 to 1






- Draft
 - Other problem(s)
 - When reading (or writing)
 - $-WL_i$ moves from 0 to 1






- Draft
 - Other problem(s)
 - When reading (or writing)
 - $-WL_i$ moves from 0 to 1
 - Capacitive coupling between WL_i and BL_i






- Draft
 - Other problem(s)
 - When reading (or writing)
 - $-WL_i$ moves from 0 to 1
 - Capacitive coupling between WL_i and BL_i
 - To counteract this, the capacitive load seen by the SA must be balanced!






- Draft
 - Balancing capacitive load seen by SA
 - Same distance ℓ in opposite directions
 - Same WL_i
 - Dummy memory cell
 - Opposite half
 - Preloaded at V_R






- Draft
 - Including dummy cells






- Draft
 - Including dummy cells
 - Example
 - Balancing upper half





- Draft
 - Including dummy cells
 - Example
 - Balancing lower half





- Final
 - To complete the architecture, they should be integrated
 - Address
 - Write command/signal
 - Input data (D) and output data (Q) ports




- Final
 - To complete the architecture, they should be integrated
 - Address
 - Write command/signal
 - Input data (D) and output data (Q) ports
 - To reduce costs/save resources
 - Single I/O port
 - Single address port shared by row and column decoders
 - Buffer to store row/column address

```
    − RAB = Row Address Buffer
    ← triggered by signal RAS = Row Address Strobe
```

CAB = Column Address Buffer ← triggered by signal CAS = Column Address Strobe



- Final
 - A = address port
 - Q = output (data) port
 - D = input (data) port
 - W = write command




- Memory bit stored inside the cells lasts at most $10 100 \ ms$
 - REFRESH operation is required
 - Only row must be addressed to refresh the memory
 - All cells in the same row (Word Line) can be refreshed at the same time
 - T_{REF} = maximum time before refresh
 - Different approaches
 - Wait for T_{REF} and then refresh all memory rows
 - Wait for $\frac{T_{REF}}{row\ number}$ and refresh one row at a time



• Memory bit stored inside the cells lasts at most $10 - 100 \ ms$

REFRESH operation is required


- DRAM "knows" where (which row) to perform the refresh
 - Counter
- Processor/CPU "knows" when to perform the refresh
 - Timer





SDRAM

- Modern DRAMs are <u>synchronous</u>
 - Control and data operations referenced to a common clock signal
 - SDRAM = Synchronous DRAM
 - Burst mode
 - Initial latency followed by a flood of data




DDR

- DDR = Double Data Rate
 - SDRAM in which control and data operations are performed on both edges of clock signal
 - Rising edge
 - Falling edge
 - Data transfer rate is doubled!
 - From here the name
 - Standardized throughout the years



DDR





DDR

• Standards/generations

Generation	SDRAM	DDR	DDR2	DDR3	DDR4	DDR5
Year	1988	2000	2003	2007	2014	2021
Transfer rate (MT/s)	100 – 166	266 – 400	533 – 800	1066 – 1600	2133 – 5100	3200 – 6400
Data rate (GB/s)	0.8 – 1.3	2.1 – 2.3	4.2 - 4.6	8.5 – 14.9	17 – 25.6	38.4 – 51.2
Voltage (V _{CC})	3.3	2.5 – 2.6	1.8	1.35 – 1.5	1.2	1.1



Thank you for your attention

Luca Crocetti (luca.crocetti@unipi.it)