Rockchip RK809 Datasheet

Revision 1.01 Aug.2018

Revision History

Date	Revision	Description
2018-8-28	1.01	Spec change @ power up sequence
2018-4-2	1.0	Initial release



Table of Content

	f Content
	ty Disclaimer
1.1	Overview 8
1.2	Feature9
1.3	Typical Application Diagrams
Chapte 2.1	r 2 Package information
2.2	Top Marking
2.3	Dimension
2.4	Pin Assignment
2.5	Pinout Number Order
Chapte 3.1	Absolute Maximum Ratings
3.2	Recommended Operating Conditions
3.3	DC Characteristics
Chapte 4.1	r 4 Function Description
4.2	BATTERY FUEL GAUGE
4.3	BUCK CONVERTERS21
4.4	SWITCHOUT CONVERTER
4.5	LOW DROPOUT REGULATORS (LDOS)
4.6	REAL TIME CLOCK (RTC)
4.7	RC OSCILLATOR
4.8	I2S interface
4.9	Audio CODEC
4.10	Head Phone driver
4.11	ClassD driver
4.12	POWER SEQUENCE
Chapte 5.1	r 5 Register Description24 Register Summary24
5.2	Register Description
Chapte	r 6 Thermal Management101

6.1	Overview1	.01
6.2	Package Thermal Characteristics	01

Figure Index

Fig.	1-1 RK809 Typical Application Diagram for no battery	1(
Fig.	1-2 RK809 Typical Application Diagram for two battery	13
_	2-1 QFN687mm X 7mm	
	2-2 Pin Assignment QFN7x7-68(Pitch=0.35mm)	

Table Index

Table 4-1Power up/down sequence(x:BUCK3 voltage determined by external divide	ed resistor
	23
Table 6-1 Thermal Resistance Characteristics	101

Warranty Disclaimer

Rockchip Electronics Co.,Ltd makes no warranty, representation or guarantee (expressed, implied, statutory, or otherwise) by or with respect to anything in this document, and shall not be liable for any implied warranties of non-infringement, merchantability or fitness for a particular purpose or for any indirect, special or consequential damages.

Information furnished is believed to be accurate and reliable. However, Rockchip Electronics Co., Ltd assumes no responsibility for the consequences of use of such information or for any infringement of patents or other rights of third parties that may result from its use.

Rockchip Electronics Co.,Ltd's products are not designed, intended, or authorized for using as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Rockchip Electronics Co.,Ltd's product could create a situation where personal injury or death may occur, should buyer purchase or use Rockchip Electronics Co.,Ltd's products for any such unintended or unauthorized application, buyers shall indemnify and hold Rockchip Electronics Co.,Ltd and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, expenses, and reasonable attorney fees arising out of, either directly or indirectly, any claim of personal injury or death that may be associated with such unintended or unauthorized use, even if such claim alleges that Rockchip Electronics Co.,Ltd was negligent regarding the design or manufacture of the part.

Copyright and Patent Right

Information in this document is provided solely to enable system and software implementers to use Rockchip Electronics Co., Ltd 's products. There are no expressed or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Rockchip Electronics Co.,Ltd does not convey any license under its patent rights nor the rights of others.

All copyright and patent rights referenced in this document belong to their respective owners and shall be subject to corresponding copyright and patent licensing requirements.

Trademarks

Rockchip and Rockchip[™] logo and the name of Rockchip Electronics Co.,Ltd's products are trademarks of Rockchip Electronics Co.,Ltd. and are exclusively owned by Rockchip Electronics Co.,Ltd. References to other companies and their products use trademarks owned by the respective companies and are for reference purpose only.

Confidentiality

The information contained herein (including any attachments) is confidential. The recipient hereby acknowledges the confidentiality of this document, and except for the specific purpose, this document shall not be disclosed to any third party.

Reverse engineering or disassembly is prohibited.

ROCKCHIP ELECTRONICS CO.,LTD. RESERVES THE RIGHT TO MAKE CHANGES IN ITS PRODUCTS OR PRODUCT SPECIFICATIONS WITH THE INTENT TO IMPROVE FUNCTION OR DESIGN AT ANY TIME AND WITHOUT NOTICE AND IS NOT REQUIRED TO UNDATE THIS DOCUMENTATION TO REFLECT SUCH CHANGES.

Copyright ©2018 Rockchip Electronics Co.,Ltd.

All rights reserved. No part of this publication may be reproduced, stored in a retrieval system, or transmitted in any form or by any means, electric or mechanical, by photocopying, recording, or otherwise, without the prior written consent of Rockchip Electronics Co.,Ltd.

Chapter 1 Introduction

1.1 Overview

The RK809 is a complex power-management integrated circuit (PMIC) integrated CODEC for multi-core system applications powered by an external power supply. The RK809 can provide a complete power management solution with very few external components.

The RK809 provides five configurable synchronous step-down converters. The device also contains 9 LDO regulators, two switches and a battery fuel gauge. Power-up/power-down controller is configurable and can support any customized power-up/power-down sequences (OTP based). A real-time clock (RTC) is also integrated to provide a 32.768-kHz output buffer, and real time function. The RK809 supports 32.768-kHz clock generation based on a crystal oscillator. It also includes Audio CODEC , real ground Head phone driver and ClassD driver.

A "battery fuel gauge" is integrated in the RK809. Using the proprietary algorithms and the sensed battery current and voltage, the gauge can accurately calculate the battery capacity based on the charging/discharging characteristics of the battery preloaded in the system. The gauge then sends the battery capacity information to the processor through the I2C interface.

The RK809 can dynamically adjust the output voltage of each DC-DC converter, as required by the processor based on the processor's operation status so as to maximize the system efficiency. The output voltages of most channels can be configured through the I2C interface. The inputs of all channels have soft start function, which greatly reduces the inrush current at the startup.

The 2MHz switching frequency allows small size inductors to be used for both buck and boost converters. Also, as all the power switches are integrated on chip, no external power switches and Schottky diodes are needed, which reduces the system cost significantly.

The RK809 is available in a QFN68 7.0 mm x 7.0 mm package, with a 0.35-mm pin pitch.

1.2 Feature

- Input range: 2.7V 5.5V
- Accurate battery fuel gauge with two separate battery voltage and current ADC
- Real time clock (RTC)
- Low standby current of 25uA (at 32.768KHz clock frequency)
- Real ground HeadPhone driver
- 1.3W ClassD PA without external filter inductor
- OTP Programmable power up/down sequences and voltage
- High performance Audio CODEC
 - One internal PLL
 - Support microphone input
 - Support I2S as the digital signal interface for both DAC and ADC
 - Support Automatic Level Control(ALC), limiter and noise gating
 - Support programmable digital and analog gains
 - Audio resolution from 16bits to 32bits
 - Sample rate up to 192KHz
 - Provides master and slave work mode, software configurable
 - Support 3 I2S formats (normal, left-justified, right-justified)
 - Support PDM mode(external input PCLK)
- Power channels:
 - ◆ CH1:Synchronous BUCK converter, 2.5A max
 - ◆ CH2:Synchronous BUCK converter, 2.5A max
 - ◆ CH3:Synchronous BUCK converter,1.5A max
 - ◆ CH4:Synchronous BUCK converter,1.5A max
 - ◆ CH5:Synchronous BUCK converter, 2.5A max
 - ◆ CH6~CH7,CH9~CH14:LDOs, 400mA max
 - ◆ CH8:Low noise, high PSRR LDO,100mA max
 - ◆ CH15: Switch,1.5A max
 - ◆ CH16: Switch,3A max
- Package:7mmx7mm QFN68

1.3 Typical Application Diagrams




Fig. 1-1 RK809 Typical Application Diagram for no battery





Fig. 1-2 RK809 Typical Application Diagram for two battery

Chapter 2 Package information

2.1 Ordering information

Orderable Device	RoHS status	Package	Package Detail
RK809-1	RoHS	QFN68 (7X7)	2000 pcs/ tape, 5 tapes/box

2.2 Top Marking



2.3 Dimension




Fig. 2-1 QFN687mm X 7mm

DESCRIPTION	SYMBOL	MILLIMETER			
DESCRIPTION	STWIBUL	MIN	NOM	MAX	
TOTAL THICKNESS	Α	0.70	0.75	0.80	
STAND OFF	A1	0	0.035	0.05	
MOLD THICKNESS	A2	-	0.55	0.57	
MATERIAL THICKNESS	A3	-	0.203 _{REF}	-	
PACKAGE SIZE	D	-	7 _{BSC}	-	
PACKAGE SIZE	Е	-	7 _{BSC}	-	
ED SIZE	D1	5.39	5.49	5.59	
EP SIZE	E1	5.39	5.49	5.59	
LEAD LENGTH	L	0.30	0.4	0.50	
LEAD PITCH	е		0.35 _{BSC}		
LEAD WIDTH	b	0.1	0.15	0.2	
LEAD OSITION OFFSET	aaa		0.07		
LEAD COPLANARITY	bbb	0.08			
PACKAGE EDGE PROFILE	ccc	0.10			
MOLD FLATNESS	ddd	0.10			
EP POSITION OFFSET	eee	0.10			
	fff		0.05		

Note:

- 1. Coplanarity applies to leads, corner leads and die attach pad.
- 2. Dimension b applies to metalized terminal and is measured between 0.15mm and 0.30mm from the

terminal tip. If the terminal has the optional radius on the other end of the terminal, the dimension b should not be measure in that radius area.

2.4 Pin Assignment




Fig. 2-2 Pin Assignment QFN7x7-68(Pitch=0.35mm)

2.5 Pinout Number Order

PIN NO	PIN NAME	PIN DESCRIPTION
1	SCL	I2C clock input
2	SDA	I2C data input and output
3	LDO7	LDO7 output
4	VCC7	Power supply of LDO7/8/9
5	LD08	LDO8 output
6	LDO9	LDO9 output
7	INT	Interrupt request pin, open drain
8	FB2	Output feedback voltage of buck2
9	SW2	Switching node of buck2
10	VCC2	Power supply of buck2
11	VCC1	Power supply of buck1
12	SW1	Switching node of buck1
13	FB1	Output feedback voltage of buck1
14	LRCLK	The I2S framing clock
15	BCLK	The I2S bit clock
16	MCLK	The I2S main clock input pin
17	SDI	The I2S DAC input data
18	SDO/PDMDATA	The I2S ADC output data/PDM Data for the DSADC
19	PDMCLK	PDM CLK for the DSADC OUTPUT
20	LDO3	LDO3 output
21	LDO2	LDO2 output
22	VCC5	Power supply of LDO1/2/3
23	LDO1	LDO1 output

PIN NO	PIN NAME	PIN DESCRIPTION
24	VCC3	Power supply of buck3
25	SW3	Switching node of buck3
26	VBUCK3	Output voltage of buck3
27	FB3	Output feedback voltage of buck3
28	LDO4	LDO4 output
29	LDO5	LDO5 output
30	VCC6	Power supply of LDO4/5/6
31	LDO6	LDO6 output
32	SPKP_OUT	Positive speaker driver output
33	VCC_SPK_HP	Power supply for speaker and charger pump
34	SPKN_OUT	Negative speaker driver output.
35	VCC_CPVSS	Negative power supply for the headphone
36	CPN	Negative switching node of the charger pump
37	CPP	Positive switching node of the charger pump.
38	VCC CPVDD	Positive power supply for the headphone
39	HPL OUT	Left channel output of the headphone
40	HP_SNS	Reference ground for the headphone
41	HPR_OUT	Right channel output of the headphone
42	MICIN	Negative input of the Microphone
43	MICIN	Positive input of the Microphone
44	VCC_1P8A	Power supply for internal 1.8V analog circuit
45	VCC_RTC	Power supply filter
46	VCC_KTC VREF	
47		Internal reference voltage
	GNDREF	Reference ground
48	VCC_1P8D	Power supply for internal 1.8V digital circuit
49	SLEEP	Sleep mode control input
50	XIN	32.768KHz crystal oscillator input
51	XOUT	32.768KHz crystal oscillator output
52	PWRON	Power on key input, active low, internal 17k resistor pull high to VCC RTC
53	SW5	Switching node of BUCK5
54	VCC9	Power supply of buck5 and SWOUT1
55	SWOUT1	Power switch out 1
56	BATDIV	Divided voltage of positive battery
57	VCC8	
		Power supply of SWOUT2
58	SWOUT2	Power switch out 2
59	FB5	Output feedback voltage of buck5
60	EXT_EN	Enable Signal for external high voltage BUCK
61	VDC	If it exceeds 0.55V for the first time, it will start the PMIC(rising edge triggering start). And it is connected to the
		divider of external power supply generally.
62	SNSP	Bat charging and discharging sense current positive pin
63	SNSN	Bat charging and discharging sense current negative pin
64	FB4	Output feedback voltage of buck4
65	SW4	Switching node of buck4
66	VCC4	Power supply of buck4
67	RESETB	Reset pin after power on, active low
68	CLK32K	32.768KHz clock output, open drain
Exposed	Exposed	Ground
pad	ground	Sibulia
Pau		

Chapter 3 Electrical Characteristics

3.1 Absolute Maximum Ratings

Parameter	Min	Max	Units
Voltage range on pins SWOUTx, SWx,	-0.3	6.5	V
VCC1~9,VCC_RTC,VCC_SPK_HP,LDOx, BATDIV,			
FBx,VBUCK3,SPKP_OUT,SPKN_OUT			
Voltage range on pin CLK32K,RESETB,	-0.3	6.5	V
SLEEP,SCL,SDA,INT,PWRON,XIN,SOUT, VDC,EXT_EN			
Voltage range on pins	-0.3	6.5	V
LRCLK,BCLK,MCLK,SDI,SDO/PDMCLK,PDMCLK,			
Voltage range on pins	-0.2	1.98	V
SNSP,SNSN,VREF,VCC_1P8D,VCC_1P8A,MIC1N,MIC1P			
Voltage range on pins HP_SNS,HPR_OUT,HPL_OUT	-2.7	2.7	V
Voltage range on pins VCC_CPVDD,CPP	-0.3	2.7	V
Voltage range on pins VCC_CPVSS,CPN	-2.7	0.3	V
Storage temperature range, T _S	-40	150	°C
Operating temperature range, T _J	-40	125	°C
Maximum Soldering Temperature, T _{SOLDER}		300	°C

Note:

Exposure to the conditions exceeded absolute maximum ratings may cause the permanent damages and affect the reliability and safety of both device and systems using the device. The functional operations cannot be guaranteed beyond specified values in the recommended conditions.

3.2 Recommended Operating Conditions

Parameter	Min	TYP	Max	Units
Voltage range on pins VCC9	3	5	5.5	V
Power Dissipation			2	W

3.3 DC Characteristics

Test conditions: VCC9=5.0V,TA=25°C for typical values, unless otherwise noted.

PARAMETERS	SYMBOL	CONDITION	MIN	TYP	MAX	UNIT
A/D Converter						
Voltage measuring ADC resolution				12		bits
Range of SWOUT1 voltage measurement			1		6	V
Range of BATDIV voltage measurement			0		1.2	V
Range of SWOUT2 voltage measurement			1		6	V
Current measuring ADC resolution				15		bits
Range of Current ADC measurement			-56.25		56.25	mV
CH1: BUCK DC-DC CON	VERTER(BUC	K1)				•
Input supply voltage range	VINPUT1		2.7		5.5	V

Visit Visi	PARAMETERS	SYMBOL	CONDITION	MIN	TYP	MAX	UNIT
Step=100mV(1.5V VPRI<2.4	Voltage Adjustable Range, 7bit	V _{FB1}		0.5		2.4	V
Rated output current							
Rated output current							
Conversion Efficiency(Vin-3.8W, Vout=1V) lout=2.5A lout=0.3A lout=0.	Rated output current	IMAY1	VFB1~2.4)		2.5		Α
Efficiency(Nin=3.8V/Vout=1V)		IWACI			2.0		
Context Conversion Converter Conve							
CH2: BUCK DC-DC CONVERTER(BUCK2)					70		%
Input supply voltage range	lout=0.3A				85		
Input supply voltage range	CH2: BUCK DC-DC CONV	 FRTFR(BUC	CK2)				
Voltage Adjustable Range, 7bit Vrez Vrez (1.5) Step=100mV(1.5V 0.5 Vrez<2.4) 2.4 V Rated output current Efficiency(Vin=3.8V,Vout=1V) Iout=0.3A Iout=0.3A 2.5 A CH3; BUCK DC-DC CONVERTER(BUCK3) Input supply voltage range Feedback Voltage, Default Vrsay Vrsayceauly Vrsayceauly Selection of external resistor divider 2.7 5.5 V Voltage Adjustable Range, 7bit Voltage Adjustable Range, 7bit Voltage Adjustable Range, 7bit Vrsay Step=12.5mV(0.5 VcVsps,2-4) Selection of internal resistor divider 1.5 A Rated output current Conversion Efficiency(Vin=3.8V,Vout=1.5V) Iout=1.5A Iout=0.3A Iout=0.3A Ba 8a % Rated output current Conversion Efficiency (Vin=3.8V,Vout=3.3V) Iout=3.8V,Vout=3.3V) Iout=3.8V,Vout=3.3V) Iout=3.8V,Vout=3.3V) Iout=3.8V,Vout=3.3V) Iout=3.8V,Vout=3.3V,Vout=				2.7		5.5	V
Rated output current			Step=12.5mV(0.5V<				V
Rated output current			V _{FB2} <1.5)				
Rated output current						*	
Conversion Efficiency(Vin=3.8V/Vout=1V) Iout=2.5A Iout=0.3A Iout=0.3A September Septembe			V _{FB2} <2.4)				
### Efficiency(Vin=3.8V/out=1V) Iout=0.3A Set		I _{MAX2}			2.5		A
Lout=2.5A Jout=0.3A 85 85 85 85 86 85 85 86 85 85							
CH3: BUCK DC-DC CONVERTER(BUCK3)					70		%
CH3: BUCK DC-DC CONVERTER(BUCK3) Input supply voltage range					0E		70
Input supply voltage range	lout=0.3A				00		
Selection of external resistor divider Selection of external resistor divider Step=12.5mV(0,5	CH3: BUCK DC-DC CONV	ERTER(BU	CK3)			•	•
External resistor		VINPUT3		2.7		5.5	V
Voltage Adjustable Range, 7bit VFB3 Step=12.5mV(0.5 V < VFB3-X1.5) Step=100mV(1.5 V < VFB3-X1.5) Step=10.5mV(0.5V < VFB3-X1.5) Ste	Feedback Voltage, Default	V _{FB3(Default)}		0.784	0.8	0.816	V
Voltage Adjustable Range, 7bit VFB3 Step=12.5mV(0.5 V < VFB3<1.5) Step=100mV(1.5 V < VFB3<21.5) Step=100mV(1.5 V < VFB3<21.4) Selection of internal resistor divider 1.5 A			external resistor				
Rated output current							
Step=100mV(1.5	Voltage Adjustable Range, 7bit	V_{FB3}		0.5		2.4	V
Rated output current							
Rated output current							
Internal resistor divider							
Rated output current							
Rated output current							
Conversion Efficiency (Vin=3.8V,Vout=1.5V) lout=1.5A lout=0.3A Source So	Rated output current	I _{MAX3}	divider		1.5		Α
CH4: BUCK DC-DC CONVERTER(BUCK4) Input supply voltage range							
CH4: BUCK DC-DC CONVERTER(BUCK4) Input supply voltage range					00		
CH4: BUCK DC-DC CONVERTER(BUCK4) Input supply voltage range	lout=1.5A	♦ (4)			80		%
Input supply voltage range	lout=0.3A				88		
Input supply voltage range	CH4: BUCK DC-DC CONV	ERTER(BU	 CK4)				
Voltage Adjustable Range, 7bit VFB4 Step=12.5mV(0.5V<				2.7		5.5	V
Near			Step=12.5mV(0.5V<				
Rated output current Imax4 1.5 A		11.51					
Rated output current							
Conversion Efficiency, (Vin=3.8V,Vout=3.3V) lout=1.5A lout=300mA 95 95			V _{FB4} <3.4)				
(Vin=3.8V,Vout=3.3V) 85 % lout=1 .5A 95 % CH5: BUCK DC-DC CONVERTER(BUCK5) Input supply voltage range VINPUT5 2.7 5.5 V Output Voltage VFB5 Default=2.2V 1.5 3.6 V Voltage, Default VFB5(Default) 2.156 2.2 2.244 V Rated output current Imax5 2.5 A CH6: LD01 Input supply voltage range VINPUT6 2 5.5 V Vout Vout6 Step=25mV 0.6 3.4 V Rated output current Imax6 VINPUT6=3.6V, Vout6=3.3V RegLD01_MAX=1 400 mA VINPUT6=2V, 200 mA		I _{MAX4}			1.5		Α
Iout=300mA 95							0/
CH5: BUCK DC-DC CONVERTER(BUCK5) Input supply voltage range					85		%
Input supply voltage range					05		
Input supply voltage range		_	_		90		
Output Voltage VFB5 Default=2.2V 1.5 3.6 V Voltage, Default VFB5(Default) 2.156 2.2 2.244 V Rated output current Imaxs 2.5 A CH6: LD01 Input supply voltage range VINPUT6 2 5.5 V Vout Vout6 Step=25mV 0.6 3.4 V Rated output current Imax6 VINPUT6=3.6V, Vout6=3.3V RegLD01_MAX=1 400 mA VINPUT6=2V, 200 mA		_	CK5)		1	T ==	1
Voltage, Default VFB5(Default) 2.156 2.2 2.244 V Rated output current IMAX5 2.5 A CH6: LD01 Input supply voltage range VINPUT6 2 5.5 V Vout Vout6 Step=25mV 0.6 3.4 V Rated output current IMAX6 VINPUT6=3.6V, VOUT6=3.3V RegLDO1_MAX=1 400 mA VINPUT6=2V, 200 mA			Default-0.0V				
Rated output current IMAX5 2.5 A			Delault=2.2V		2.2		
CH6: LD01 Input supply voltage range VINPUT6 2 5.5 V Vout Vout6 Step=25mV 0.6 3.4 V Rated output current IMAX6 VINPUT6=3.6V, Vout6=3.3V RegLDO1_MAX=1 400 mA VINPUT6=2V, 200 mA				2.130		2.244	+
Input supply voltage range		CAAIVII		<u>I</u>	2.0]	1 /
VOUT VOUT6 Step=25mV 0.6 3.4 V Rated output current IMAX6 VINPUT6=3.6V, VOUT6=3.3V RegLDO1_MAX=1 400 mA VINPUT6=2V, 200 mA		\/		2		E F	\ \/
Rated output current IMAX6			Sten-25m\/				
V _{OUT6} =3.3V RegLDO1_MAX=1 V _{INPUT6} =2V, 200 mA				0.0	400	3.4	
RegLDO1_MAX=1 VINPUT6=2V, 200 mA	Tatod odipat odiforit	IIVIAAb			700		'''\
V _{INPUT6} =2V, 200 mA							
					200		mA
			V _{OUT6} =1.8V				

PARAMETERS	SYMBOL	CONDITION	MIN	TYP	MAX	UNIT
CH7: LD02						
Input supply voltage range	V _{INPUT7}		2		5.5	V
Vout	Vout7	Step=25mV	0.6		3.4	V
Rated output current	I _{MAX7}	V _{INPUT7} =3.6V,		400		mA
		V _{OUT7} =3.3V				
		RegLDO2_MAX=1 V _{INPUT7} =2V,		200	1	mA
		V _{INPUT7} =2v, V _{OUT7} =1.8V		200		111/5
CH8: LD03	1	1 10011 1101				
Input supply voltage range	VINPUT8		2		5.5	V
Vout	V _{OUT8}	Step=25mV	0.6		3.4	V
Power Supply Reject Ratio (f = 10kHz, V _{OUT9} =1.1V)	PSRR8			65		dB
Rated output current	I _{MAX8}	V _{INPUT8} =3.6V,		100		mA
		V _{OUT8} =3.3V				
		RegLDO3_MAX=1		100		A
		V _{INPUT8} =2V, V _{OUT8} =1.8V		100		mA
CH9: LD04		7 0010 110 7				
Input supply voltage range	VINPUT9		2		5.5	V
Vouт	V _О UТ9	Step=25mV	0.6		3.4	V
Rated output current	Імах9	VINPUT9=3.6V,		400		mA
		V _{OUT9} =3.3V				
		RegLDO4_MAX=1		000		
		V _{INPUT9} =2V, V _{OUT9} =1.8V		300		mA
CH10: LD05		V0019 1.0V		ļ	<u>. I </u>	
Input supply voltage range	VINPUT10		2		5.5	V
Vout	VOUT10	Step=25mV	0.6		3.4	V
Rated output current	I _{MAX10}	VINPUT10=3.6V,		400		mA
		V _{OUT10} =3.3V RegLDO5_MAX=1				
		VINPUT10=2V,		200		mA
		V _{OUT10} =1.8V				
CH11: LD06						
Input supply voltage range	VINPUT11		2		5.5	V
Vouт	Vout11	Step=25mV	0.6		3.4	V
Rated output current	I _{MAX11}	V _{INPUT11} =3.6V, V _{OUT11} =3.3V RegLDO6 MAX=1		400		mA
		V _{INPUT11} =2V,		200		mA
		V _{OUT11} =1.8V				
CH12: LD07				•	_	_
Input supply voltage range	VINPUT12		2		5.5	V
Vout	V _{OUT12}	Step=25mV	0.6	400	3.4	V
Rated output current	I _{MAX12}	VINPUT12=3.6V,VOUT12 =3.3V		400		mA
		RegLDO7_MAX=1				
		VINPUT12=2V,		200		mA
		V _{OUT12} =1.8V				
CH13: LD08				1		1
Input supply voltage range	VINPUT13	Ston=2Ers\/	<u>2</u> 0.6		5.5 3.4	V
V _{OUT} Rated output current	V _{OUT13}	Step=25mV VINPUT13=3.6V,	0.0	400	3.4	mA
Trated output current	IIVIAX 13	Vout13=3.3V RegLDO8_MAX=1		400		IIIA
		VINPUT13=2V,		200		mA
CH14: LD09		V _{OUT13} =1.8V]		
_	\/ <u>-</u>	<u> </u>	2		5.5	l v
Input supply voltage range Vout	V _{INPUT14} Vout14	Step=25mV	0.6		3.4	V
Rated output current	VOUT14 IMAX14	VINPUT14=3.6V,	0.0	400	J. 4	mA
output ourrorit	TIVIDA 14	V _{OUT14} =3.3V RegLDO9 MAX=1				1117

PARAMETERS	SYMBOL	CONDITION	MIN	TYP	MAX	UNIT
		V _{INPUT14} =2V, V _{OUT14} =1.8V		200		mA
CH15: SWOUT1	l	V 00114-1.6V				
Input supply voltage range	VINPUT15		2.7		5.5	V
Rated output current	I _{MAX15}			1.5		Α
CH16: SWOUT2						
Input supply voltage range	VINPUT16		2.7		5.5	V
Rated output current	I _{MAX16}			3		Α
ClassD Audio PA Input supply voltage range	VINPUT17	VCC SPK HP	2.7	1	5.5	V
THD+N	V INPUT 17	1KHz, Po=0.4Wrms,	2.1	0.1	3.3	%
		VCC_SPK_HP=3.8V				
RMS Power		8 ohm load, VCC_SPK_HP =3.8V, THD+N=1%		700	.7	mW
		8 ohm load, VCC_SPK_HP =5V, THD+N=1%		1100		mW
		8 ohm load, VCC_SPK_HP =5V,		1300		mW
PSRR		THD+N=10% 217Hz, VCC_SPK_HP =200mVpk-pk+3.8V,		65		dB
Output Offset Voltage		VCC_SPK_HP =3.8V		+/- 15		mV
Noise Level		VCC_SPK_HP =3.8V 0dB Gain, 8ohm, A-weighted		100		uV
Efficiency		VCC_SPK_HP =3.8V,0.4W,8ohm with 68uH, 1KHz		88		%
Quiescent current		No load, VCC_SPK_HP =3.8		4		mA
DAC to Head phone outputs						•
Full scale output level		RL=32ohm RL=300ohm		0.5		Vrms Vrms
Signal to Noise Ratio	SNR	A-weighted		0.8 97		dB
		RL=32ohm, - 60dBFS, Fs=48KHz				
Total Harmonic Distortion+Noise	THD+N	A-weighted RL=32ohm - 3dBFS, Fs=48KHz		-75		dB
ADC stereo input						
Full sale input voltage		Vpp		1 88		V V
SNR		A-weighted,- 60dBFS, Fs=48KHz		88		dB
THD+N		A-weighted 997Hz -3dBFS Differential input signal, Fs=48KHz		-75		dB
120 interface (7bits I2C address	is 0x20)	Joighal, 10-40INIZ	1	<u>I</u>	1	1
SCL clock frequency	f _{SCL}				1000	KHz
LOGIC INPUT		·	1	1		. –
Input LOW-Level Voltage	V _{IL}				0.4	V
Input HIGH-Level Voltage: LRCLK,BCLK,MCLK,SDI,PDMCL K	V _{IH1}		LDO4* 0.7		VCC_RT C	V
Input HIGH-Level Voltage: SCL,SDA,SLEEP,PWRON,RESET B	V _{IH2}		VCC_1P 8D*0.7		VCC_RT C	V
LOGIC OUTPUT	•		•	•		•

PARAMETERS	SYMBOL	CONDITION	MIN	TYP	MAX	UNIT
LOW-Level Output Voltage,	V_{OL}				0.4	V
3.0 mA sink current						
HIGH-Level Output Voltage,	V _{OH1}		LD04-		LDO4	V
3.0 mA source current:			0.4			
LRCLK,BCLK,SDO/PDMDATA						
HIGH-Level Output Voltage,	V _{OH2}		VCC_RT			V
3.0 mA source current:			C-0.4		VCC_RT	
EXT_EN					С	
OPEN DRAIN OUTPUT PI	N					
CLK32K,RESETB,INT,SDA						

Chapter 4 Function Description

4.1 POWER UP/POWER DOWN

The RK809 can be powered by an external power supply. Pressing the PWRON key or triggering the VDC will power up the PMIC. All the power channels start up at the default output voltages with a preset power up sequence, which has 2mS intervals between the channels. When the power up process is done, the RESETB turns to high logic level to inform the processor that all the power rails are up and stable. And now the processor can communicate with the PMIC to re-configure the output voltage of each power channel if needed.

To power down the PMIC, the processor needs to issue a "power down" signal through the I²C interface. Upon receiving the power down signal, the PMIC first saves all the information on the existing states, and then switches the RESETB to low logic level. At this point, the power channels start to be turned off one after another with the power down sequence. If for any reason the processor fails to issue the power down signal, the PMIC can be powered off by "pressing and holding" the PWRON key.

4.2 BATTERY FUEL GAUGE

The RK809 provides an accurate battery fuel gauge. A 12-bit battery voltage ADC and a 15-bit battery current ADC are integrated in the RK809 to collect the information on the battery, such as battery voltage, charging/discharging status, battery temperature, etc. Using the proprietary algorithms and the information collected by the ADC, the battery fuel gauge can accurately calculate the battery capacity based on the charging/discharging characteristics of the battery preloaded in the system. The gauge then sends the battery capacity information to the processor through the I²C interface.

4.3 BUCK CONVERTERS

The RK809 provides five high current synchronous buck converters, which deliver up to 2.5A, 2.5A, 1.5A, 1.5A, and 2.5A respectively. BUCK1~4 use enhanced COT architecture, which improves the transient response significantly.BUCK5 uses peak current mode architecture. BUCK1~4 output voltages can be adjusted dynamically during operation through DVS (Dynamic Voltage Scaling), which guarantees a linear and gradual voltage ramping up and down. A complete set of protection functions, such as short circuit protection, is implemented in the buck converters too.

The key parameters such as operating mode, output voltage, DVS change rate(BUCK1~4 only), and output current limit can be configured through the I²C interface.

4.4 SWITCHOUT CONVERTER

The two SWOUTs have been integrated in RK809, and the current capability are 3A and 1.5A respectively.

4.5 LOW DROPOUT REGULATORS (LDOS)

The RK809 also integrates nine LDOs, with 8 LDOs (Ch6, Ch7, Ch9 \sim Ch14) capable of providing up to 400mA and one LDO (CH8) providing maximum 100mA. The LDO on CH8 is a low noise, high PSRR LDO. The parameters such as output voltage in the different operating modes can be adjusted through the $\rm I^2C$ interface.

4.6 REAL TIME CLOCK (RTC)

The RK809 integrates a crystal oscillator buffer and a real time clock (RTC). The buffer

works with an external 32.768kHz crystal oscillator. With the RTC function, the PMIC provides second/minute/hour/day/month/year information, alarm wake up as well as time calibration. The RK817 provides one channel of 32.768kHz clocks with open drain outputs, where it is default on and is controlled through I²C interface.

4.7 RC OSCILLATOR

The RK809 integrates an RC oscillator. If the external crystal oscillator is not connected, the chip will be driven by the internal RC oscillator. Without external crystal oscillator , the system costs can be saved, but the RTC and the fuel gauge will be inaccurate.

4.8 I2S interface

The RK809 supports I2S for the digital audio data interface. The I2S/PCM audio digital interface is used to input data to a stereo DAC or output data from a stereo ADC. The I2S/PCM audio interface can be configured to Master mode or Slave mode. In Master Mode, BCLK and LRCLK are configured as output, but MCLK is fixed as input. In Slave Mode, BCLK and LRCLK are configured as input, and the MCLK is still as input.

4.9 Audio CODEC

The RK809 integrates a high performance stereo ADC and a high performance stereo DAC.

The audio recording path is composed of MIC_PGA and audio ADC.

4.10 Head Phone driver

The RK809 integrates a stereo output and with cap-free type headphone amplifier. It doesn't need to connect external capacitance, and can connect to earphone device directly.

4.11ClassD driver

The RK809 integrates a high efficiency stereo Class-D type amplifier capable of delivering 1.3W of power on an 8ohm BTL load from a 5V power supply. It integrates over-current protection.

4.12POWER SEQUENCE

			RK80)9-1
	Range of output voltage	Maximum output current	Default voltage	Start up sequence
BUCK1	0.5V-2.4V	2.5A	1.1V	2
BUCK2	0.5V-2.4V	2.5A	1.1V	2
BUCK3	X(external divided resistor) Or 0.5V-2.4v(internal divided resistor)	1.5A	х	4
BUCK4	0.5V-3.4V	1.5A	3.0V	5
LDO1	0.6V-3.4V	400mA	1.0V	3

			RK80)9-1
		Maximum output	Default	Start up
	Range of output voltage	current	voltage	sequence
LDO2	0.6V-3.4V	400mA	1.8V	3
LDO3	0.6V-3.4V	400mA	1.0V	2
LDO4	0.6V-3.4V	100mA	3.0V	5
LDO5	0.6V-3.4V	400mA	3.0V	5
LDO6	0.6V-3.4V	400mA	3.0V	5
LDO7	0.6V-3.4V	400mA	2.8V	OFF
LDO8	0.6V-3.4V	400mA	1.8V	OFF
LDO9	0.6V-3.4V	400mA	1.5V	OFF
BUCK5	1.5V-3.6V	2.5A	3.3V	1
SWOUT1				OFF
SWOUT2				OFF

Table 4-1Power up/down sequence(x:BUCK3 voltage determined by external divided resistor)

Chapter 5 Register Description

5.1 Register Summary

Name	Offset	Size	Reset Value	Description
RTC_SECONDS	0x0000	В	0x00	
RTC_MINUTES	0x0001	В	0x00	
RTC_HOURS	0x0002	В	0x09	
RTC_DAYS	0x0003	В	0x04	
RTC_MONTHS	0x0004	В	0x08	
RTC_YEARS	0x0005	В	0x17	
RTC_WEEKS	0x0006	В	0x05	
RTC_ALARM_SECONDS	0x0007	В	0x00	
RTC_ALARM_MINUTES	0x0008	В	0x00	
RTC_ALARM_HOURS	0x0009	В	0x00	
RTC_ALARM_DAYS	0x000a	В	0x01	
RTC_ALARM_MONTHS	0x000b	В	0x01	
RTC_ALARM_YEARS	0x000c	В	0x00	
RTC_RTC_CTRL	0x000d	В	0x00	
RTC_RTC_STATUS	0x000e	В	0x82	
RTC_RTC_INT	0x000f	В	0x00	
RTC_RTC_COMP_LSB	0x0010	В	0x00	
RTC_RTC_COMP_MSB	0x0011	В	0x00	
CODEC_DTOP_VUCTL	0x0012	В	0x03	
CODEC_DTOP_VUCTIME	0x0013	В	0x00	
CODEC_DTOP_LPT_SRST	0x0014	В	0x00	
CODEC_DTOP_DIGEN_CLKE	0x0015	В	0x00	
CODEC_AREF_RTCFG0	0x0016	В	0x00	
CODEC_AREF_RTCFG1	0x0017	В	0x06	
CODEC_AADC_CFG0	0x0018	В	0xc8	
CODEC_DADC_VOLL	0x001a	В	0x00	
CODEC_DADC_VOLR	0x001b	В	0x00	
CODEC_DADC_SR_ACL0	0x001e	В	0x00	
CODEC_DADC_ALC1	0x001f	В	0x00	
CODEC_DADC_ALC2	0x0020	В	0x00	
CODEC_DADC_NG	0x0021	В	0x00	
CODEC_DADC_HPF	0x0022	В	0x00	
CODEC_DADC_RVOLL	0x0023	В	0xff	
CODEC_DADC_RVOLR	0x0024	В	0xff	
CODEC_AMIC_CFG0	0x0027	В	0x70	
CODEC_AMIC_CFG1	0x0028	В	0x00	
CODEC_DMIC_PGA_GAIN	0x0029	В	0x66	
CODEC_DMIC_LMT1	0x002a	В	0x00	
CODEC_DMIC_LMT2	0x002b	В	0x00	
CODEC_DMIC_NG1	0x002c	В	0x00	

Name	Offset	Size	Reset Value	Description
CODEC_DMIC_NG2	0x002d	В	0x00	
CODEC_ADAC_CFG1	0x002f	В	0x07	
CODEC_DDAC_POPD_DACST	0x0030	В	0x82	
CODEC_DDAC_VOLL	0x0031	В	0x00	
CODEC_DDAC_VOLR	0x0032	В	0x00	
CODEC_DDAC_SR_LMT0	0x0035	В	0x00	
CODEC_DDAC_LMT1	0x0036	В	0x00	
CODEC_DDAC_LMT2	0x0037	В	0x00	
CODEC_DDAC_MUTE_MIXCTL	0x0038	В	0xa0	
CODEC_DDAC_RVOLL	0x0039	В	0xff	* . * . *
CODEC_DDAC_RVOLR	0x003a	В	0xff	
CODEC_AHP_ANTI0	0x003b	В	0x00	
CODEC_AHP_ANTI1	0x003c	В	0x00	
CODEC_AHP_CFG0	0x003d	В	0xe0	
CODEC_AHP_CFG1	0x003e	В	0x1f	
CODEC_AHP_CP	0x003f	В	0x09	
CODEC_ACLASSD_CFG1	0x0040	В	0x69	
CODEC_ACLASSD_CFG2	0x0041	В	0x44	
CODEC_APLL_CFG0	0x0042	В	0x04	
CODEC_APLL_CFG1	0x0043	В	0x00	
CODEC_APLL_CFG2	0x0044	В	0x30	
CODEC_APLL_CFG3	0x0045	В	0x19	
CODEC_APLL_CFG4	0x0046	В	0x65	
CODEC_APLL_CFG5	0x0047	В	0x01	
CODEC_DI2S_CKM	0x0048	В	0x01	
CODEC_DI2S_RSD	0x0049	В	0x00	
CODEC_DI2S_RXCR1	0x004a	В	0x00	
CODEC_DI2S_RXCR2	0x004b	В	0x17	
CODEC_DI2S_RXCMD_TSD	0x004c	В	0x00	
CODEC_DI2S_TXCR1	0x004d	В	0x00	
CODEC_DI2S_TXCR2	0x004e	В	0x17	
CODEC_DI2S_TXCR3_TXCMD	0x004f	В	0x00	
gas_gauge_ADC_CONFIG0	0x0050	В	0x8c	
gas_gauge_ADC_CONFIG1	0x0055	В	0x30	
gas_gauge_GG_CON	0x0056	В	0x44	
gas_gauge_GG_STS	0x0057	В	0x00	
gas_gauge_RELAX_THRE_H	0x0058	В	0x00	
gas_gauge_RELAX_THRE_L	0x0059	В	0x60	
gas_gauge_RELAX_VOL1_H	0x005a	В	0x00	
gas_gauge_RELAX_VOL1_L	0x005b	В	0x00	
gas_gauge_RELAX_VOL2_H	0x005c	В	0x00	
gas_gauge_RELAX_VOL2_L	0x005d	В	0x00	
gas_gauge_RELAX_CUR1_H	0x005e	В	0x00	
gas_gauge_RELAX_CUR1_L	0x005f	В	0x00	

Name	Offset	Size	Reset Value	Description
gas_gauge_RELAX_CUR2_H	0x0060	В	0x00	
gas_gauge_RELAX_CUR2_L	0x0061	В	0x00	
gas_gauge_OCV_THRE_VOL	0x0062	В	0x00	
gas_gauge_OCV_VOL_H	0x0063	В	0x00	
gas_gauge_OCV_VOL_L	0x0064	В	0x00	
gas_gauge_OCV_VOL0_H	0x0065	В	0x00	
gas_gauge_OCV_VOL0_L	0x0066	В	0x00	
gas_gauge_OCV_CUR_H	0x0067	В	0x00	
gas_gauge_OCV_CUR_L	0x0068	В	0x00	
gas_gauge_OCV_CUR0_H	0x0069	В	0x00	
gas_gauge_OCV_CUR0_L	0x006a	В	0x00	
gas_gauge_PWRON_VOL_H	0x006b	В	0x00	
gas_gauge_PWRON_VOL_L	0x006c	В	0x00	
gas_gauge_PWRON_CUR_H	0x006d	В	0x00	
gas_gauge_PWRON_CUR_L	0x006e	В	0x00	
gas_gauge_OFF_CNT	0x006f	В	0x00	
gas_gauge_Q_INIT_H3	0x0070	В	0x00	
gas_gauge_Q_INIT_H2	0x0071	В	0x00	
gas_gauge_Q_INIT_L1	0x0072	В	0x00	
gas_gauge_Q_INIT_L0	0x0073	В	0x00	
gas_gauge_Q_PRES_H3	0x0074	В	0x00	
gas_gauge_Q_PRES_H2	0x0075	В	0x00	
gas_gauge_Q_PRES_L1	0x0076	В	0x00	
gas_gauge_Q_PRES_L0	0x0077	В	0x00	
gas_gauge_BAT_VOL_H	0x0078	В	0x00	
gas_gauge_BAT_VOL_L	0x0079	В	0x00	
gas_gauge_BAT_CUR_H	0x007a	В	0x00	
gas_gauge_BAT_CUR	0x007b	В	0x00	
gas_gauge_SW2_VOL_H	0x007e	В	0x00	
gas_gauge_SW2_VOL_L	0x007f	В	0x00	
gas_gauge_SW1_VOL_H	0x0080	В	0x00	
gas_gauge_SW1_VOL_L	0x0081	В	0x00	
gas_gauge_Q_MAX_H3	0x0082	В	0x00	
gas_gauge_Q_MAX_H2	0x0083	В	0x00	
gas_gauge_Q_MAX_L1	0x0084	В	0x00	
gas_gauge_Q_MAX_L0	0x0085	В	0x00	
gas_gauge_Q_TERM_H3	0x0086	В	0x00	
gas_gauge_Q_TERM_H2	0x0087	В	0x00	
gas_gauge_Q_TERM_L1	0x0088	В	0x00	
gas_gauge_Q_TERM_L0	0x0089	В	0x00	
gas_gauge_Q_OCV_H3	0x008a	В	0x00	
gas_gauge_Q_OCV_H2	0x008b	В	0x00	
gas_gauge_Q_OCV_L1	0x008c	В	0x00	
gas_gauge_Q_OCV_L0	0x008d	В	0x00	

Name	Offset	Size	Reset Value	Description
gas_gauge_OCV_CNT	0x008e	В	0x00	
gas_gauge_SLEEP_CON_SAMP_CU	00006	D	000	
R_H	0x008f	В	0x00	
gas_gauge_SLEEP_CON_SAMP_CU	0,,0000	В	0,460	
R	0x0090	В	0x60	
gas_gauge_CAL_OFFSET_H	0x0091	В	0x7f	
gas_gauge_CAL_OFFSET_L	0x0092	В	0xff	
gas_gauge_VCALIB0_H	0x0093	В	0x00	
gas_gauge_VCALIB0_L	0x0094	В	0x00	
gas_gauge_VCALIB1_H	0x0095	В	0x00	
gas_gauge_VCALIB1_L	0x0096	В	0x00	
gas_gauge_IOFFSET_H	0x0097	В	0x00	
gas_gauge_IOFFSET_L	0x0098	В	0x00	
gas_gauge_BAT_R0	0x0099	В	0x00	
gas_gauge_BAT_R1	0x009a	В	0x00	
gas_gauge_BAT_R2	0x009b	В	0x00	
gas_gauge_BAT_R3	0x009c	В	0x00	
gas_gauge_DATA0	0x009d	В	0x00	
gas_gauge_DATA1	0x009e	В	0x00	
gas_gauge_DATA2	0x009f	В	0x00	
gas_gauge_DATA3	0x00a0	В	0x00	
gas_gauge_DATA4	0x00a1	В	0x00	
gas_gauge_DATA5	0x00a2	В	0x00	
gas_gauge_DATA6	0x00a3	В	0x00	
gas_gauge_DATA7	0x00a4	В	0x00	
gas_gauge_DATA8	0x00a5	В	0x00	
gas_gauge_DATA9	0x00a6	В	0x00	
gas_gauge_DATA10	0x00a7	В	0x00	
gas_gauge_DATA11	0x00a8	В	0x00	
gas_gauge_VOL_ADC_B3	0x00a9	В	0x00	
gas_gauge_VOL_ADC_B2	0x00aa	В	0x00	
gas_gauge_VOL_ADC_B1	0x00ab	В	0x00	
gas_gauge_VOL_ADC_B_7_0	0x00ac	В	0x00	
gas_gauge_CUR_ADC_K3	0x00ad	В	0x00	
gas_gauge_CUR_ADC_K2	0x00ae	В	0x00	
gas_gauge_CUR_ADC_K1	0x00af	В	0x00	
gas_gauge_CUR_ADC_K0	0x00b0	В	0x00	
PMIC_POWER_EN0	0x00b1	В	OTP	
PMIC_POWER_EN1	0x00b2	В	OTP	
PMIC_POWER_EN2	0x00b3	В	OTP	
PMIC_POWER_EN3	0x00b4	В	ОТР	
PMIC_POWER_SLP_EN0	0x00b5	В	ОТР	
PMIC_POWER_SLP_EN1	0x00b6	В	ОТР	
PMIC_POWER_DISCHRG_EN0	0x00b7	В	0xff	

Name	Offset	Size	Reset Value	Description
PMIC_POWER_DISCHRG_EN1	0x00b8	В	0xff	
PMIC_POWER_CONFIG	0x00b9	В	0x00	
PMIC_BUCK1_CONFIG	0x00ba	В	0x64	
PMIC_BUCK1_ON_VSEL	0x00bb	В	OTP	
PMIC_BUCK1_SLP_VSEL	0x00bc	В	OTP	
PMIC_BUCK2_CONFIG	0x00bd	В	0x64	
PMIC_BUCK2_ON_VSEL	0x00be	В	ОТР	
PMIC_BUCK2_SLP_VSEL	0x00bf	В	ОТР	
PMIC_BUCK3_CONFIG	0x00c0	В	0x64	
PMIC_BUCK3_ON_VSEL	0x00c1	В	ОТР	
PMIC_BUCK3_SLP_VSEL	0x00c2	В	ОТР	
PMIC_BUCK4_CONFIG	0x00c3	В	0x64	
PMIC_BUCK4_ON_VSEL	0x00c4	В	ОТР	
PMIC_BUCK4_SLP_VSEL	0x00c5	В	ОТР	
PMIC_BUCK4_CMIN	0x00c6	В	0x04	
PMIC_LDO1_ON_VSEL	0x00cc	В	OTP	
PMIC_LDO1_SLP_VSEL	0x00cd	В	OTP	
PMIC_LDO2_ON_VSEL	0x00ce	В	OTP	
PMIC_LDO2_SLP_VSEL	0x00cf	В	OTP	
PMIC_LDO3_ON_VSEL	0x00d0	В	OTP	
PMIC_LDO3_SLP_VSEL	0x00d1	В	ОТР	
PMIC_LDO4_ON_VSEL	0x00d2	В	ОТР	
PMIC_LDO4_SLP_VSEL	0x00d3	В	ОТР	
PMIC_LDO5_ON_VSEL	0x00d4	В	ОТР	
PMIC_LDO5_SLP_VSEL	0x00d5	В	ОТР	
PMIC_LDO6_ON_VSEL	0x00d6	В	ОТР	
PMIC_LDO6_SLP_VSEL	0x00d7	В	ОТР	
PMIC_LDO7_ON_VSEL	0x00d8	В	ОТР	
PMIC_LDO7_SLP_VSEL	0x00d9	В	ОТР	
PMIC_LDO8_ON_VSEL	0x00da	В	OTP	
PMIC_LDO8_SLP_VSEL	0x00db	В	ОТР	
PMIC_LDO9_ON_VSEL	0x00dc	В	ОТР	
PMIC_LDO9_SLP_VSEL	0x00dd	В	OTP	
PMIC_BUCK5_SW1_CONFIG0	0x00de	В	ОТР	
PMIC_BUCK5_CONFIG1	0x00df	В	ОТР	
PMIC_CHIP_NAME	0x00ed	В	0x80	
PMIC_CHIP_VER	0x00ee	В	0x92	
PMIC_OTP_VER	0x00ef	В	0x00	
PMIC_SYS_STS	0x00f0	В	0x00	
PMIC_SYS_CFG0	0x00f1	В	0x8C	
PMIC_SYS_CFG1	0x00f2	В	0x80	
PMIC_SYS_CFG2	0x00f3	В	0x00	
PMIC_SYS_CFG3	0x00f4	В	0x20	
PMIC_ON_SOURCE	0x00f5	В	0x00	

Name	Offset	Size	Reset Value	Description
PMIC_OFF_SOURCE	0x00f6	В	0x00	
PMIC_PWRON_KEY	0x00f7	В	0x06	
PMIC_INT_STS0	0x00f8	В	0x00	
PMIC_INT_MSK0	0x00f9	В	0x00	
PMIC_INT_STS1	0x00fa	В	0x00	
PMIC_INT_MSK1	0x00fb	В	0x00	
PMIC_INT_STS2	0x00fc	В	0x00	
PMIC_INT_MSK2	0x00fd	В	0x00	
PMIC_GPIO_INT_CONFIG	0x00fe	В	0x22	

Notes: <u>Size</u>: **B**- Byte (8 bits) access, **HW**- Half WORD (16 bits) access, **W**-WORD (32 bits) access

5.2 Register Description

RTC_SECONDS

Address: Operational Base + offset (0x0000)

Bit	Attr	Reset Value	Description
			RESV
7	RW	0x0	
			Reserved
			SEC1
6:4	RW	0x0	Set the second digit of the RTC seconds (0-
			5)
3:0	DW	0x0	SEC0
	RW		Set the first digit of the RTC seconds (0-9)

RTC_MINUTES

Address: Operational Base + offset (0x0001)

Bit	Attr	Reset Value	Description
7	RW	10x0	RESV
1	FCVV		Reserved
			MIN1
6:4	RW	0x0	Set the second digit of the RTC minutes (0-
			5)
2.0	3:0 RW	0×0	MINO
3:0			Set the first digit of the RTC minutes (0-9)

RTC_HOURS

Address: Operational Base + offset (0x0002)

Bit	Attr	Reset Value	Description
7	RW	0.0	АМРМ
/	KVV	0x0	Only used in PM-AM mode, 1: PM. 0:AM
6	RW	0x0	RESV
6	KVV		Reserved
F. 4	F 4 BW	W 10x0 1	HOUR1
5:4	RW		Set the second digit of the RTC hours
3:0	RW	0x9	HOUR0
			Set the first digit of the RTC hours

RTC_DAYS

Address: Operational Base + offset (0x0003)

Bit	Attr	Reset Value	Description
7.6	DW	0x0	RESV
7:6	RW		Reserved
5:4	DW	0x0	DAY1
5.4	RW		Set the second digit of the RTC days
3:0	RW	0x4	DAY0
			Set the first digit of the RTC days

RTC_MONTHS

Address: Operational Base + offset (0x0004)

Bit	Attr	Reset Value	Description
7:5	DW	0x0	RESV
7.5	RW		Reserved
4	DV4/	00	MONTH1
4	RW	0x0	Set the second digit of the RTC months
3:0	RW	0x8	MONTH0
			Set the first digit of the RTC months

RTC_YEARS

Address: Operational Base + offset (0x0005)

Bit	Attr	Reset Value	Description
7:4 RW	0.41	YEAR1	
7:4	KVV	0×1	Set the second digit of the RTC years
2.0	DW	/ 0x7	YEAR0
3:0	RW		Set the first digit of the RTC years

RTC_WEEKS

Address: Operational Base + offset (0x0006)

Bit	Attr	Reset Value	Description
7:3	RW	0x00	RESV
	KVV		Reserved
2:0	RW	0x5	WEEK
			Set the second digit of the RTC weeks

RTC_ALARM_SECONDS

Address: Operational Base + offset (0x0007)

Bit	Attr	Reset Value	Description
_	DW	0x0	RESV
/	RW		Reserved
			ALARM_SEC1
6:4	RW	0x0	Set the second digit of the RTC alarm
			seconds
2.0	3:0 RW	0x0	ALARM_SEC0
3:0			Set the first digit of the RTC alarm seconds

RTC_ALARM_MINUTES

Address: Operational Base + offset (0x0008)

Bit	Attr	Reset Value	Description
7	RW	0x0	RESV
/	KVV		Reserved
			ALARM_MIN1
6:4	RW	0x0	Set the second digit of the RTC alarm minutes
3:0	RW	0x0	ALARM_MIN0 Set the first digit of the RTC alarm minutes

RTC_ALARM_HOURS

Address: Operational Base + offset (0x0009)

Bit	Attr	Reset Value	Description
			ALARM_PM_AM
7	RW	0x0	Set alarm PM or AM: only used in PM-AM
			mode, 1: PM. 0:AM
6	6 RW	0x0	RESV
O			Reserved
5:4	DW	00	ALARM_HOUR1
5:4	RW	0x0	Set the second digit of the RTC alarm hours
2.0	DW	0x0	ALARM_HOUR0
3:0	3:0 RW		Set the first digit of the RTC alarm hours

RTC_ALARM_DAYS

Address: Operational Base + offset (0x000a)

Bit	Attr	Reset Value	Description
			RESV
7:6	RW	0x0	
			Reserved
E. 1	5:4 RW	0x0	ALARM_DAY1
5.4			Set the second digit of the RTC alarm days
3:0	RW	0x1	ALARM_DAY0
			Set the first digit of the RTC alarm days

RTC_ALARM_MONTHS

Address: Operational Base + offset (0x000b)

Bit	Attr	Reset Value	Description
	RW	0x0	RESV
7:5	KVV		Reserved
			ALARM_MONTH1
4	RW	0×0	Set the second digit of the RTC alarm months
3:0	RW	0x1	ALARM_MONTH0 Set the first digit of the RTC alarm months

RTC_ALARM_YEARS

Address: Operational Base + offset (0x000c)

Bit	Attr	Reset Value	Description
7:4	RW	10×0	ALARM_YEAR1
7:4			Set the second digit of the RTC alarm years
2.0	RW	0x0	ALARM_YEAR0
3:0			Set the first digit of the RTC alarm years

RTC_RTC_CTRL

Address: Operational Base + offset (0x000d)

Bit	Attr	Reset Value	Description
			RTC_READ_SEL
7	RW	0x0	0: Read access directly to dynamic registers
			1: Read access to static shadowed registers
	RW	0x0	GET_TIME
6			Rising transition of this register transferred
			dynamic registers into static shadowed
			registers.

Bit	Attr	Reset Value	Description
			SET_32_COUNTER
			1: set the 32-kHz counter with COMP_REG
5	RW	0x0	value.
			Note: It must only be used when the RTC is
			frozen.
4	RW	0×0	RESV
4	KVV	UXU	Reserved
			AMPM_MODE
3	RW	0x0	0: 24 hours mode. 1: 12 hours mode (PM-
			AM mode)
			AUTO_COMP
2	RW	0x0	0: No auto compensation. 1: Auto
			compensation enabled
			ROUND_30S
1	RW	0×0	When "1" is written, the time is rounded to
1	KVV		the closest minute in next second.
			Note: self cleared after rounding (Auto Clr)
	RW	0x0	STOP_RTC
0			1: RTC is frozen 0: RTC is running.
			Note: RTC_time can only be changed during
			RTC frozen.

RTC_RTC_STATUS
Address: Operational Base + offset (0x000e)

Bit	Attr	Reset Value	Description
			POWER_UP
7	W1C	0x1	POWER_UP is set by a reset, is cleared by
			writing "1" in this bit.
			ALARM
•			Indicates that an alarm interrupt has been
6	W1C	0×0	generated.
	WIC	. UXU	Note: The alarm interrupt keeps its low level,
			until the micro-controller write "1" in the
			ALARM bit
5	W1C	0x0	EVENT_1D
3	WIC		One day has occurred
4	W1C	0x0	EVENT_1H
4	WIC		One hour has occurred
3	W1C	0x0	EVENT_1M
5	WIC		One minute has occurred
2	W1C	0×0	EVENT_1S
_	W1C 0x	UXU	One second has occurred

Bit	Attr	Reset Value	Description
		0×1	RUN
	RO		0: RTC is frozen. 1: RTC is running.
			Note: This bit shows the real state of the
			RTC.
0	RW	0x0	RESV
U			Reserved

RTC_RTC_INT

Address: Operational Base + offset (0x000f)

Bit	Attr	Reset Value	Description
7:6	RW	0×0	RESV
7.0	KVV	UXU	Reserved
			ALARM_EN_PWRON
			enable the Alarm interrupt to triggle power
5	RW	0x0	on.
			1: enable;
			0: disable
			INT_SLEEP_MASK_EN
4	RW	0x0	1: Mask periodic interrupt while the device is
7	IK VV		in SLEEP mode
			0: Normal mode, no interrupt masked.
			INT_ALARM_EN
			Enable one interrupt when the alarm value is
3	RW	0x0	reached
			1: Enable
			0: Disable
			INT_TIMER_EN
2	RW	0x0	1: Enable periodic interrupt; 0: disable
			periodic interrupt
4			EVERY
1:0	RW	0x0	00: every second; 01: every minute; 10:
			every hour; 11: every day

RTC_RTC_COMP_LSB

Address: Operational Base + offset (0x0010)

Bit	Attr	Reset Value	Description
	RW	0×00	RTC_COMP_LSB
7.0			This register contains the number of 32-kHz
7:0			periods to be added into the 32KHz counter
			every hour [LSB]

RTC_RTC_COMP_MSB

Address: Operational Base + offset (0x0011)

Bit	Attr	Reset Value	Description
7:0	RW	0×00	RTC_COMP_MSB
			This register contains the number of 32-kHz
			periods to be added into the 32KHz counter
			every hour [MSB]

CODEC_DTOP_VUCTL

Address: Operational Base + offset (0x0012)

Bit	Attr	Reset Value	Description
7	RW	0×0	ADC_BYPS ADC volume control bypass 0:ADC volume control enable 1: ADC volume control bypass
6	RW	0x0	DAC_BYPS 0:DAC volume control enable 1:DAC volume control bypass
5	RW	0×0	ADCFade ADC Fade: ADC volume adjust mode 0:update to new volume immediately; 1:update volume as ADCZDT field describes;
4	RW	0×0	DACFade DAC Fade: DAC volume adjust mode 0:update to new volume immediately; 1:update volume as DACZDT field describes;
3:2	RW	0x0	RESV Reserved
1	RW	0x1	ADCZDT ADC cross zero detect enable. It works when ADC_BYPS is 0 and ADC_FADE is 1. 0:volume adjusts every sample 1:volume adjusts only when audio waveform crosses zero or volume-control time-limit condition meets; Note: All codec register reset by 'RST'or power down.
0	RW	0×1	DACZDT DAC cross zero detect enable. It works when DAC_BYPS is 0 and DAC_FADE is 1. 0:volume adjusts every sample 1:volume adjusts only when audio waveform crosses zero or volume-control time-limit condition meets; Note: All codec register reset by 'RST'or power down.

CODEC_DTOP_VUCTIME
Address: Operational Base + offset (0x0013)

Bit	Attr	Reset Value	Description
			VUCT VUCT: volume control time limit, valid only in
7:0	RW	0x00	fade cross zero mode
			Time limit = VUCT *(1/sample rate)
			Unit: LRCLK

CODEC_DTOP_LPT_SRST

Address: Operational Base + offset (0x0014)

Bit	Attr	Reset Value	Description
7	RW	0x0	RESV
/	FCVV	UXU	Reserved
			SRST
6	RW	0x0	soft reset, write 1 to reset
			read 1: resetting 0: not resetting
			LP_DET
			LP_DET: low power detected, valid when
5	RW	0x0	DAC automatically power-on and power-
3	1244	0.00	down enabled
			0:not detected;
			1:low power detected;
			LPT
4:0	RW	0x00	LPT: low power detect
			threshold:power(2,LPT)

CODEC_DTOP_DIGEN_CLKE

Address: Operational Base + offset (0x0015)

Bit	Attr	Reset Value	Description
			ADC_CKE
7	RW	0x0	ADC clock enable
			1:enable; 0:disable;
			I2STX_CKE
6	RW	0x0	I2S Tx channel clock enable
			1:enable; 0:disable;
			ADC_EN
5	RW	0x0	Digital adc channel enable
		,	1:enable; 0:disable;
			I2STX_EN
4	RW	0x0	I2S Tx channel enable
			1:enable; 0:disable;
			DAC_CKE
3	RW	0x0	DAC clock enable
			1:enable; 0:disable;
			I2SRX_CKE
2	RW	0x0	I2S Rx channel clock enable
			1:enable; 0:disable;
			DAC_EN
1	RW	0x0	Digital dac channel enable
			1:enable; 0:disable;
			I2SRX_EN
0	RW	0x0	I2S Rx channel enable
			1:enable; 0:disable;

CODEC_AREF_RTCFG1

Address: Operational Base + offset (0x0017)

Bit	Attr	Reset Value	Description
7	RW	0x0	Internal used, don't over write.
6	RW	0x0	LDO1P8A_EN_CODEC Enable the LDO 1P8A, default don't setup. For sleep used only. 0:not effect 1:enable
5	RW	0x0	REF_ADC_SEL Select the ADC reference voltage 0: 1.2V 1: 1.5V
4:3	RW	0x0	VAG_SEL Select the VAG voltage 00:0.9V 01:0.72V 10:1.08V 11:1.26V
2	RW	0×1	PWD_IBIAS Power down the ibias block in REF_TOP 0:IBIAS block power on 1:IBIAS block power down
1	RW	0×1	PWD_VAG_BUF Power down the Vag buffer in REF_TOP 0:Vag buffer block power on 1:Vag buffer block power down
0	RW	0x0	RESV Reserved

CODEC_AADC_CFG0

Address: Operational Base + offset (0x0018)

Bit	Attr	Reset Value	Description
_	DW		ADC_L_PWD Power down ADC left channel
7	RW	0x1	0: ADC left channel power on 1: ADC left channel power down
			ADC_R_PWD
6	RW	0x1	Power down ADC right channel
			0: ADC right channel power on 1: ADC right channel power down
			ADC_CLK_EDGE_SEL
			Select the ADC output data and clock edge
			relationship
5	RW	0×0	0: using the ADC falling edge to send the ADC data
			1: using the ADC rising edge to send the
			ADC data
4	RW	0x0	RESV
	IXVV	0.00	Reserved
			ADC_DITH_OFF
3	RW	0x1	Disable the dither function of ADC
		0,12	0: enable the ADC dither
			1:disable the ADC dither

Bit	Attr	Reset Value	Description
2:0	RW	0×0	ADC_DITH_SEL Select the dither frequency of ADC 000: 1/50 of ADC clock 001: 1/33 of ADC clock 010: 1/20 of ADC clock 011: 1/15 of ADC clock 100: 1/10 of ADC clock 101: 1/8 of ADC clock 111: 1/8 of ADC clock

CODEC_DADC_VOLL

Address: Operational Base + offset (0x001a)

Bit	Attr	Reset Value	Description
7:0	RW	0×00	ADCLV ADC path L-channel Digital Volume Register 0db~-95db, 0.375db/step 8'h0: 0db 8'h1:-0.375db 8'h2:-0.75db 8'h3:-1.125db 8'hff:-95db

CODEC_DADC_VOLR

Address: Operational Base + offset (0x001b)

Bit	Attr	Reset Value	Description
7:0	RW	0×00	ADCRV ADC path R-channel Digital Volume Register 0db~-95db, 0.375db/step 8'h0: 0db 8'h1:-0.375db 8'h2:-0.75db 8'h3:-1.125db
			8'hff:-95db

CODEC_DADC_SR_ACLO

Address: Operational Base + offset (0x001e)

Bit	Attr	Reset Value	Description
7	RW	0×0	ALCL ALC L-channel enable: automatic level control enable for ADC left channel 0: disable 1:enable
6	RW	0×0	ALCR ALC R-channel enable: automatic level control enable for ADC right channel 0: disable 1:enable

Bit	Attr	Reset Value	Description
			ADC_LV_POL
5	RW	0x0	ADC path L-channel Digital Volume polarity
			0:negative gain; 1:postive gain
			ADC_RV_POL
4	RW	0x0	ADC path R-channel Digital Volume polarity
			0:negative gain; 1:postive gain
3	RW	0x0	RESV
5			Reserved
			ADCSRT
	RW	0x0	ADC sample rate times:
			sample rate = $8k/11.025k/12k *$
2:0			power(2,ADCSRT)
			note that sample rate
			base(8K/11.025K/12K) is decided by PLL
			configuration.

CODEC_DADC_ALC1

Address: Operational Base + offset (0x001f)

Bit	Attr	Reset Value	Description
			ALCARATE
7:4	RW	0x0	ALC attack rate =sample
			rate/(8*power(2,ALCARATE))
			ALCRRATE
3:0	RW	0x0	ALC Release rate=sample
			rate/(8*power(2,ALCRRATE))

CODEC_DADC_ALC2

Address: Operational Base + offset (0x0020)

Bit	Attr	Reset Value	Description
7	RO	00	NGVALID: noise gate valid status
/	KU	0x0	0:not in NG status;1: now in NG status;
			ALCMAX
6:4	RW	0.0	The highest threshold of ALC;
0.4	KVV	0x0	000~100:0db~-12db,3db/step;
			101~111:-18db~-30db,6db/step;
3	RW	0x0	RESV
3			Reserved
			ALCMIN
2:0	RW	0×0	The lowest threshold of ALC;
2.0	KVV		000~100:0db~-12db,3db/step;
			101~111:-18db~-30db,6db/step;

CODEC_DADC_NG

Address: Operational Base + offset (0x0021)

Bit	Attr	Reset Value	Description
7	RW	0x0	NGCHL: noise gate channel 0,individual channel(or); 1,both channel(and);

Bit	Attr	Reset Value	Description
			NGEN: noise gate enable
6	RW	0x0	0,Noise gate Disable;
			1,Noise gate enable;
			NGBOOST: noise gate boost
5	RW	0x0	0,Normal noise gate;
			1,Boost noise gate;
			NGGATE: noise gate threshold
4:2	RW	0x0	$NGBOOST = 0: 000 \sim 111(-63 \sim -84,3 db/step)$
			$NGBOOST = 1: 000 \sim 111(-33 \sim -54,3 db/step)$
			NGDLY: noise gate delay
1:0	RW	0x0	The delay time before the noise gate attacks
			00~11:2048~4096~8192~16384 samples

CODEC_DADC_HPF

Address: Operational Base + offset (0x0022)

Bit	Attr	Reset Value	Description
7	RW	0x0	HPFL: high pass filter enable for left channel 0:high pass filter for left channel is disabled 1: high pass filter for left channel is enabled
6	RW	0x0	HPFR: high pass filter enable for right channel 0:high pass filter for right channel is disabled 1: high pass filter for right channel is enabled
5:4	RW	0x0	HPF_CF: high pass filter configure register 00:3.79Hz; 01:60Hz; 02:243Hz; 03:493Hz
3:0	RW	0x0	RESV Reserved

CODEC_DADC_RVOLL

Address: Operational Base + offset (0x0023)

Bit	Attr	Reset Value	Description
7:0	RO	I()VTT	ADCRLV ADC internal gain of left ch

CODEC_DADC_RVOLR

Address: Operational Base + offset (0x0024)

Bit	Attr	Reset Value	Description
7.0	RO	0xff	ADCRRV
7:0	KU	UXII	ADC internal gain of right ch

CODEC_AMIC_CFG0

Address: Operational Base + offset (0x0027)

Bit	Attr	Reset Value	Description
			MIC_DIFF_EN
7	RW	0x0	Enable differential mic mode
			0:disable 1:enable

Bit	Attr	Reset Value	Description
			PWD_MIC
6	RW	0×1	MIC Power Down
0	ICVV	OXI	0: MIC block power on
			1: MIC block power down
			PWD_PGA_L
5	RW	0×1	PGA_L Power Down
	IXVV	OXI	0:PGA_L block power on
			1:PGA_L block power down
			PWD_PGA_R
4	RW	0×1	PGA_R Power Down
-	IXVV	OXI	0:PGA_R block power on
			1:PGA_R block power down
			MIC_L_BOOST
3:2	RW	0x0	Select the gain of left mic input signal
			00:0dB, 01:10dB 10:20dB 11:30dB
			MIC_R_BOOST
1:0	RW	0x0	Select the gain of right mic input signal
			00:0dB, 01:10dB 10:20dB 11:30dB

CODEC_AMIC_CFG1

Address: Operational Base + offset (0x0028)

Bit	Attr	Reset Value	Description
			PGA_L_IN_SEL
7	RW	0x0	PGA L-channel input select
'	KVV	UXU	0: Positive end of Mic amplifier output
			1:internal reference voltage
			PGA_R_IN_SEL
6	RW	0x0	PGA R-channel input select
0	INV	UXU	0: Negative end of Mic amplifier output
			1:internal reference voltage
			MIC_CHOP_EN
5	RW	0x0	Enable the chopping function of MIC
			0:disable 1:enable
			PGA_CHOP_EN
4	RW	0x0	Enable the chopping function of PGA
			0:disable 1:enable
3:2	RW	0x0	MIC_CHOP_SEL
5.2	IXVV	UXU	00:200k, 01:400k, 10:800k, 11:Reserved
1:0	RW	V 0×0	PGA_CHOP_SEL
1.0	KVV		00:200k, 01:400k, 10:800k, 11:Reserved

CODEC_DMIC_PGA_GAIN
Address: Operational Base + offset (0x0029)

Bit	Attr	Reset Value	Description
7:4	RW	0x6	PGA_L_GAIN Change the gain of PGA block, the value changed from -18dB to 27dB. 0000:-18db; 1111:27db, 3db/step
3:0	RW	0x6	PGA_R_GAIN Change the gain of PGA block, the value changed from -18dB to 27dB. 0000: -18db; 1111:27db, 3db/step

CODEC_DMIC_LMT1

Address: Operational Base + offset (0x002a)

Bit	Attr	Reset Value	Description
			PGA_LMT_EN
7	RW	0x0	PGA gain limiter enable
			0:disable 1:enable
			MAX_PGA_LMT
6:4	RW	0x0	The highest threshold of LIMITER;
0.4	KVV	UXU	000~100:0db~-12db,3db/step;
			101~111:-18db~-30db,6db/step;
2	RW	0x0	RESV
3	KVV	UXU	Reserved
2:0	DW	0.40	MIN_PGA_LMT
	RW	0x0	The lowest threshold of LIMITER

CODEC_DMIC_LMT2

Address: Operational Base + offset (0x002b)

Bit	Attr	Reset Value	Description
7:4	RW	0x0	ATK_RATE_PGA_LMT LIMITER Attack rate=(power(2,ATK_RATE_PGA_LMT)*(8*clk 1x)) Clk1x is such as 4.096Mhz,5.6448Mhz,6.144Mhz
3:0	RW	0x0	RLS_RATE_PGA_LMT LIMITER Release rate=(power(2,RLS_RATE_PGA_LMT)*(8*clk 1x)) Clk1x is such as 4.096Mhz,5.6448Mhz,6.144Mhz

CODEC_DMIC_NG1

Address: Operational Base + offset (0x002c)

Bit	Attr	Reset Value	Description
7	RW	0x0	NGCHL_LI
	IXVV	0.00	0:individual channel; 1:both channel;
6	RW	0x0	NGEN_LI
U	IXVV	UXU	0:Noise gate Disable; 1:Noise gate enable;
5	RW	0x0	NGBOOST_LI
3	IK VV	UXU	0:Normal noise gate; 1: Boost noise gate;
		0x0	NGGATE_LI
			NGBOOST_LI = 0: 000~111(-63~-
4:2	RW		84,3db/step)
			NGBOOST_LI = 1: 000~111(-33~-
			54,3db/step)
		0×0	NGDLY_LI
1.0	DW		The delay time before the noise gate attacks
1:0	RW		00~11:2048~4096~8192~16384, unit:
			(clk1x * 8)

CODEC_DMIC_NG2

Address: Operational Base + offset (0x002d)

Bit	Attr	Reset Value	Description
7:1	RO	0x00	RESV
			Reserved
0	RO	1(1)(1)	NGVALID_LI
			Noise gate valid status

CODEC_ADAC_CFG1

Address: Operational Base + offset (0x002f)

Bit	Attr	Reset Value	Description
7	DW	0.40	DOUBLE_DACIBIAS
/	RW	0x0	double DAC internal current resource
			INC_DAC_SWITCH
6	RW	0x0	increase the DAC internal switch signal
			control time
5	RW	0x0	STOP_DAC_RSTB
J	IVV	0.00	stop the RSTB clock
4	RW	0x0	STOP_DAC_SWITCH
T	IVV	0.00	stop the switch clock in DAC
			PWD_DACIBIAS
			power down the DAC internal current
3	RW	0x0	resource
			0: DACIBIAS powerup
			1: DACIBIAS powerdown
			PWD_DACD
2	RW	0x1	Class D DAC power down
_		OX1	0: Class D DAC power up
			1: Class D DAC power down
		0x1	PWD_DACL
1	RW		L channel DAC power down
_		0,112	0: L channel DAC power up
			1: L channel DAC power down
		0x1	PWD_DACR
0	RW		R channel DAC power down
			0: R channel DAC power up
			1: R channel DAC power down

CODEC_DDAC_POPD_DACST

Address: Operational Base + offset (0x0030)

Bit	Attr	Reset Value	Description
			ATCTRL
7	RW	0x1	auto-control power on and power down
'	KVV	OXI	0: automatic power control is disabled
			1: automatic power control is enabled
6	RW	0x0	RESV
O	KVV		Reserved
		0x0	SMTPO
5	RW		smart power on
	KVV		0:smart power on is disabled
			1:smart power on is enabled

Bit	Attr	Reset Value	Description	
			SMTPD	
4	RW	0x0	smart power down	
-	I NV	UXU	0:smart power down is disabled	
			1:smart power down is enabled	
3:2	RW	0x0	RESV	
3.2	KVV	UXU	Reserved	
			DAC_MTST	
1	RO	0×1	DAC mute status	
1	KO	OXI	0:DAC is not in mute status	
			1:DAC is in mute status	
			DAC_PWRST	
0	RO	0×0	DAC power status	
٥	KU	UXU	0:DAC is powered down	*
			1:DAC is powered on	

CODEC_DDAC_VOLL

Address: Operational Base + offset (0x0031)

Bit	Attr	Reset Value	Description
7:0	RW	0x00	DACLV DAC path L-channel Digital Volume Register - 1.125db~-95db,0.375db/step 0~2 are not allowed to use, and only use 3~255

CODEC_DDAC_VOLR

Address: Operational Base + offset (0x0032)

Bit	Attr	Reset Value	Description
7:0	RW	0x00	DACRV DAC path R-channel Digital Volume Register -1.125db~-95db,0.375db/step 0~2 are not allowed to use, and only use 3~255

CODEC_DDAC_SR_LMT0

Address: Operational Base + offset (0x0035)

Bit	Attr	Reset Value	Description
			LIMEN
7	RW	0x0	LIMITER enable;
			0:disable 1:enable
6	RW	0x0	LIMCHL
O	KVV	UXU	0:(left+right)/2 1:independent
Г	RW	0x0	DAC_LV_POL
5	KVV	UXU	0: negative gain; 1:postive gain
4	DW	0x0	DAC_RV_POL
4 R	RW		0: negative gain; 1:postive gain
2	DW	0.40	RESV
3	RW	0x0	Reserved

Bit	Attr	Reset Value	Description
2:0	RW	0×0	DACSRT DAC sample rate times sample rate = 8k/11.025k/12k * power(2,DACSRT)

CODEC_DDAC_LMT1

Address: Operational Base + offset (0x0036)

Bit	Attr	Reset Value	Description
			LIMRRATE
7:4	RW	0x0	LIMITER Release rate=
			8*power(2,LIMRRATE) samples
			LIMARATE
3:0	RW	0x0	LIMITER attack rate=8*power(2,LIMARATE)
			samples

CODEC_DDAC_LMT2

Address: Operational Base + offset (0x0037)

Bit	Attr	Reset Value	Description
7	RW	0x0	RESV
/	KVV	UXU	Reserved
			LIMMAX
6:4	RW	0×0	The highest threshold of LIMITER;
0.4			000~100:0db~-12db,3db/step;
			101~111:-18db~-30db,6db/step;
2	RW	0x0	RESV
3	KVV	UXU	Reserved
2:0	RW	0x0	LIMMIN
2.0	KVV	UXU	The lowest threshold of LIMITER;

CODEC_DDAC_MUTE_MIXCTL

Address: Operational Base + offset (0x0038)

Bit	Attr	Reset Value	Description
7	RW	0x1	DAC_D_HPF
1	KVV	UXI	0:disable HPF;1:enable HPF;
6:5	RW	0x1	DAC_D_HPF_CF
0.5	TVV	UXI	00:80HZ; 01:100HZ; 02:120HZ; 03:140HZ
4	RW	0x0	CLASS_D_MODE
4	KVV	UXU	1:CLASS D mode, 0:L/R mode
3	RW	0x0	CLASSD_MODE_L_SEL
3	KVV	UXU	0: (L+R)/2; 1: L
2	DW	0x0	RESV
	RW	UXU	Reserved
1	RW	0x0	MIX_ON
1	KVV		0:mixer disable;1:enable;
			DACMT
0	RW	0x0	DAC mute enable
U	LVV	0.00	0:DAC mute is disabled
			1:DAC mute is enable

CODEC_DDAC_RVOLL

Address: Operational Base + offset (0x0039)

Bit	Attr	Reset Value	Description
7:0	DO.	0xff	DACRLV
7.0	RO	UXII	DAC internal gain of left ch

CODEC_DDAC_RVOLR

Address: Operational Base + offset (0x003a)

Bit	Attr	Reset Value	Description	
7.0	D.O.	0.46	DACRRV	
7:0	RO	0xff	DAC internal gain of right ch	

CODEC_AHP_ANTIO

Address: Operational Base + offset (0x003b)

Bit	Attr	Reset Value	Description
7.5	RW	0x0	RESV
7:5			Reserved
4.0	DW	0,400	STEP_CTRL
4:0	KW	RW 0x00	STEP_CTRL for HP power on

CODEC_AHP_ANTI1

Address: Operational Base + offset (0x003c)

Bit	Attr	Reset Value	Description
7:5	RW	0x0	RESV
7.5	FCVV		Reserved
4.0	DW	RW IOYOO	VOUT_CTRL
4:0	IK VV		VOUT_CTRL for HP power on

CODEC_AHP_CFG0

Address: Operational Base + offset (0x003d)

Bit	Attr	Reset Value	Description
			PWD_SOSTAGE
7	RW	0x1	power down the HP SOSTAGE
			0:power up 1:power down
			PWD_HP_OSTAGE
6	RW	0x1	power down the HP OSTAGE
			0:power up 1:power down
			PWD_HP_BUF
5	RW	0x1	power down the HP pre amp stage
			0:power up 1:power down
			INC_HP_AMP
4:3	RW	0x0	increase the HP amplitude from 3dB to 9dB,
			00:0db 01:3db 10:6db 11: 9db
			HP_2STAGE_EN
2	RW	0x0	Power down the HP two stage opamp
			0:disable 1:enable

Bit	Attr	Reset Value	Description
			HP_IBIAS_SEL
1:0	RW	0x0	HP BIAS current select
			00:100% 01:150% 10:200% 11:50%

CODEC_AHP_CFG1

Address: Operational Base + offset (0x003e)

Bit	Attr	Reset Value	Description
7	RW	0x0	RESV
7:5	KVV	UXU	Reserved
			HP_ANTIPOP_EN
4	RW	0x1	enable the HP antipop function
			0:disable 1:enable
			HP_ANTIPOP_BIT
			control the HP antipop gain from -15dB to
			0dB
3:0	RW	0xf	0000: 0dB
3.0	FCVV		0001:-1dB
			0010:-2dB
			1111:-15dB

CODEC_AHP_CP

Address: Operational Base + offset (0x003f)

Bit	Attr	Reset Value	Description
7:6	RW	0x0	RESV
7.0	IXVV	0.00	Reserved
			HP_CP_CLK_SEL
5	RW	0x0	0: CLK select for head phone charge pump
			1MHz :500KHz
			HP_CP_EN
4	RW	0x0	HP charge pump enable.
			0:disable 1:enable
			HP_CP_ENDIS_LDO
3	RW	0x1	HP charge pump discharge Ido enable
			0:disable 1:enable
			HP_CP_HIMAXB
2	RW	0x0	HP charge pump max current:
			0:500mA,1:750mA
			HP_CP_VSEL
1:0	RW	0x1	HP charge pump voltage select:
			00:2.1V,01:2.3V३ :2.5V,11:2.7V

CODEC_ACLASSD_CFG1

Address: Operational Base + offset (0x0040)

Bit	Attr	Reset Value	Description
			CLASSD_EN
7	RW	0x0	CLASS D enable
			0:disable 1:enable

Bit	Attr	Reset Value	Description
			CLASSD_MUTE_EN
6	RW	0x1	CLASS D mute_ramp function enable
			0:disable 1:enable
			CLASSD_SSC_EN
5	RW	0x1	CLASS D Spread-Spectrum enable
			0:disable 1:enable
			CLASSD_SSC_SEL
4	RW	0x0	CLASS D Spread-Spectrum steps select
			0: 8 steps 1:16 step
3:2	RW	0x2	CLASSD_MUTE_RATE
3.2	KVV	UXZ	00:0ms;01:16ms;10:32ms;11:64ms
1.0	DW	0.41	CLASSD_SW_RATE
1:0	RW	0x1	00:2.5ns;01:5ns;10:7.5ns;11:10ns

CODEC_ACLASSD_CFG2

Address: Operational Base + offset (0x0041)

Bit	Attr	Reset Value	Description
7	RO	0x0	CLASSD_OCP_STS
	RO	UXU	IF this bit is high, it need to restart CLASS D.
			CLASSD_OCPP
			CLASS D PFET OCP Select 000: 0.5A
6:4	RW	0x4	001: 0.625A 010: 0.75A 011: 0.875A
			100:1A (Default)
			101: 1.125A 110: 1.25A 111: 1.375A
			CLASSD_MUTE_DONE
3	RO	0x0	When class d mute finished, this bit will be
			set high.
			CLASSD_OCPN
			CLASS D NFET OCP Select 000: 0.5A
2:0	RW	0x4	001: 0.625A 010: 0.75A 011: 0.875A
			100:1A (Default)
			101: 1.125A 110: 1.25A 111: 1.375A

CODEC_APLL_CFG0

Address: Operational Base + offset (0x0042)

Bit	Attr	Reset Value	Description
7:4	RW	0x0	RESV
7.4	FCVV	UXU	Reserved
			PLL_CLKIN_SEL
3	RW	0x0	the PLL input clock select, 0->main clk
			1->main clk/2
			PLL_OUTDIV_EN
2	RW	0x1	enable PLL VCO output clock divide
			0:disable 1:enable
1:0	RW	0x0	PLL_VCO_BANDSEL
	FC V V		PLL VCO working band select

CODEC_APLL_CFG1

Address: Operational Base + offset (0x0043)

Bit	Attr	Reset Value	Description
7:6	RW	0x0	PLL_RES_SEL
	IK VV		PLL filter resistor value select
5:3	RW	0x0	PLL_CUR_SEL
5.5	KVV		PLL charge-pump working current select
			PLL_POSDIV_L3
2:0	RW	0x0	PLL feedback clock divide value select low 3
			bits

CODEC_APLL_CFG2

Address: Operational Base + offset (0x0044)

Bit	Attr	Reset Value	Description
7:0	RW	0x30	PLL_POSDIV_H8 PLL feedback clock divide value select high 8 bits

CODEC_APLL_CFG3

Address: Operational Base + offset (0x0045)

Bit	Attr	Reset Value	Description
7:0	RW	1/1V1U	PLL_PREDIV_BIT PLL input clock pre-divide value select

CODEC_APLL_CFG4

Address: Operational Base + offset (0x0046)

Bit	Attr	Reset Value	Description
7:4	RW	0x6	PLL_OUTDIV PLL VCO output clock divide value select outdiv<3:2>: 00-> divide 5 01-> divide 10 10-> divide 3 11-> divide 6 outdiv<1:0>: 00-> divide 3 01-> divide 1 10-> divide 2 11-> divide 1"
3:0	RW	0x5	PLL_CLK_DIV PLL divided ratio of PLL_HIGH_clk, 0000->divded 1 and 1111->divided 15

CODEC_APLL_CFG5

Address: Operational Base + offset (0x0047)

Bit	Attr	Reset Value	Description
7:3	RW	0×00	RESV
7.3	FCVV	UXUU	Reserved
			PLL_RESET
2	RW	0x0	reset the total PLL register
			0:release reset 1:set reset
			PLL_TEST
1	RW	0x0	check the PLL internal VCO control voltage
			0:disable 1:enable

Bit	Attr	Reset Value	Description
			PLL_PWD
0	RW	0x1	pll power down 0: PLL power up
			1:PLL power down

CODEC_DI2S_CKM

Address: Operational Base + offset (0x0048)

Bit	Attr	Reset Value	Description
7:4	RW	0×0	SCK_DIV
7.4	KVV	UXU	F(mclk2x)/F(sclk) - 1
			PDM_EN
3	RW	0x0	I2S SDO output delta-sigma ADC 1bit data.
			0:disable; 1:enable.
			SCK_EN
2	RW	0x0	i2ssclk clock enable, active in master mode.
			0:disable 1:enable
			SCK_P
4	RW	0x0	sclk polarity
1	KVV	UXU	0: normal
			1:inverted
			I2S_TX_MST
0	RW	0x1	I2S TX module as
			0: slave mode 1: master mode

CODEC_DI2S_RSD

Address: Operational Base + offset (0x0049)

Bit	Attr	Reset Value	Description
7:4	RW	0x0	RESV
7.4	KVV	UXU	Reserved
2	RW	0.0	PDM_LR_SEL
3	KVV	0x0	0: L; 1: R
2:1	RW	0×0	SCKD_RX sclk divider for rxlrck generator
2.1	KVV		00:64 01:128 10:256(01 valid only if lrclk<= 96k, 10 valid only if lrclk<= 48k)
		0x0	RXRL_P
0	RW		I2S Rx lrck polarity
			0: normal
			1:inverted

CODEC_DI2S_RXCR1

Address: Operational Base + offset (0x004a)

Bit	Attr	Reset Value	Description
7	RW	0x0	RESV
/	KVV		Reserved
			TFS_RX
6	RW	0x0	Rx transfer mode selector:
			0: I2S 1:PCM

Bit	Attr	Reset Value	Description
			PBM_RX
5:4	RW	0x0	Rx PCM bus mode:
3.4	FCVV	UXU	00: delay0 01:delay1
			10: delay2 11:delay3
			IBM_RX
3:2	RW	0x0	Rx I2S bus mode:
			00: normal 01:left 10:right
			EXRL_RX
1	RW	0x0	Rx exchange right/left channel for rx
1	KVV	UXU	0: normal
			1:exchange right and left channel
0	RW	0x0	LSB_RX
	KVV	UXU	0: LSB 1:MSB

CODEC_DI2S_RXCR2

Address: Operational Base + offset (0x004b)

Bit	Attr	Reset Value	Description
7:5	RW	0x0	RESV
7.5			Reserved
	RW	0×17	VDW_RX
4:0			valid date width
4.0			0x17: 24 bits data width; 0x0F: 16 bits data
			width; others: reserved

CODEC_DI2S_RXCMD_TSD

Address: Operational Base + offset (0x004c)

Bit	Attr	Reset Value	Description
7:6	RW	00	RESV
7:0	KVV	0x0	Reserved
			RXS
5	RW	0x0	rx transfer start
			0: rx stop 1:rx start
4	RW	0x0	RXC
4	KVV		rx transfer clear, high active
3	RW	0x0	RESV
3	KW		Reserved
			SCKD_TX
2:1	RW	0x0	sclk divider for txlrck generator
2.1			00:64 01:128 10:256(01 valid only if lrclk<=
			96k, 10 valid only if Irclk<= 48k)
			TXRL_P
0	RW	0x0	I2S Txlrck polarity
			0:normal 1:inverted

CODEC_DI2S_TXCR1

Address: Operational Base + offset (0x004d)

Bit	Attr	Reset Value	Description
7	RW	00	RESV
/	FCVV	0x0	Reserved

Bit	Attr	Reset Value	Description
6	RW	0x0	TFS_TX Tx transfer mode selector: 0: I2S 1:PCM
5:4	RW	0×0	PBM_TX Tx PCM bus mode: 00: delay0 01: delay1 10: delay2
3:2	RW	0x0	IBM_TX Tx I2S bus mode: 00: normal 01:left 10:right
1	RW	0×0	EXRL_TX Tx exchange right/left channel for TX 0: normal 1:exchange right and left channel
0	RW	0x0	LSB_TX 0: LSB 1:MSB

CODEC_DI2S_TXCR2

Address: Operational Base + offset (0x004e)

Bit	Attr	Reset Value	Description
7:5	RW	0x0	RESV
7.5	FCVV	UXU	Reserved
	RW (0x17	VDW_TX
4:0			valid date width
4.0			0x17: 24 bits data width; 0x0F: 16 bits data
			width; others: reserved

CODEC_DI2S_TXCR3_TXCMD

Address: Operational Base + offset (0x004f)

Bit	Attr	Reset Value	Description
			TXS
7	RW	0x0	tx transfer start
			0: tx stop 1:tx start
6	RW	0x0	TXC
O	KVV		tx transfer clear, high active
			RCNT_TX
5:0	RW	0x00	right justified counter for I2S right justified
			slave mode only

gas_gauge_ADC_CONFIG0

Address: Operational Base + offset (0x0050)

Bit	Attr	Reset Value	Description
7	RW	0x1	GG_EN GG_EN: Gasgauge module enable bit 0:disable 1: enable
6	RW	0.0	SW1_VOL_ADC_EN SW1_VOL_ADC_EN: if GG_EN=0, then the ADC of SWOUT1 voltage controlled by the bit 0:disable 1:enable

Bit	Attr	Reset Value	Description
5	RW	0x0	RESV
3	IXVV	0.00	RESV: Reserve
			SW2_VOL_ADC_EN SW2_VOL_ADC_EN: if GG_EN=0, the ADC
4	RW	0x0	of SWOUT2 voltage by the bit
			0:disable 1:enable
			BAT_VOL_ADC_EN
3	RW	0x1	BAT_VOL_ADC_EN: if GG_EN=0, then the
			ADC of BATDIV voltage controlled by the bit
			0:disable 1:enable
2	RW	0x1	BAT_CUR_ADC_EN BAT_CUR_ADC_EN: if GG_EN=0, then the
			ADC of BAT current controlled by the bit 0:disable 1:enable
1	RW	0×0	RESV
	ICAA	UXU	RESV: Reserve
			ADC_SLP_RATE
0	RW	0x0	ADC_SLP_RATE: the ADC sample rate:
			0:512; 1:1024

gas_gauge_ADC_CONFIG1

Address: Operational Base + offset (0x0055)

Bit	Attr	Reset Value	Description
7	RC	0x0	VOL_CUR_CALIB_UPD VOL_CUR_CALIB_UPD: The voltage ADC and current ADC calibration finished status 0:not finished 1:finished (Write "1" to clear)
6	RW	0x0	RESV RESV: Reserve
5:4	RW	0x3	RESV RESV: Reserve
3	RW	0x0	RESV RESV: Reserve
2	RW	0x0	RESV RESV: Reserve
1:0	RW	0x0	RLX_CUR_FILTER RLX_CUR_FILTER: Relax mode enter threshold filter. 00:4S; 01:1S; 10:2S; 11:8S;

gas_gauge_GG_CON

Address: Operational Base + offset (0x0056)

Bit	Attr	Reset Value	Description
			RLX_SPT
			RLX_SPT: relax mode voltage sampling
7:6	RW	0x1	interval time
			T_RELAX: Relax mode enter and quit time
			00:8min 01:16min 10:32min 11:48min

Bit	Attr	Reset Value	Description
5:4	RW	0x0	ADC_OFF_CAL_INTERV ADC_OFF_CAL_INTERV<1:0>: ADC offset calibration interval time 00:8min 01:16min 10:32min 11:48min
3:2	RW	0×1	FRAME_SMP_INTERV FRAME_SMP_INTERV<1:0>:Data frame sample interval in the sleep state(Unit:S) 00:0S 01:1S 10:2S 11:3S
1	RW	0x0	VOL_OUT_MOD VOL_OUT_MOD: Voltage output mode 0:Average Voltage 1:Instant Voltage
0	RW	0x0	CUR_OUT_MOD CUR_OUT_MOD: Current output mode 0:Average Current 1:Instant Current

gas_gauge_GG_STS

Address: Operational Base + offset (0x0057)

Bit	Attr	Reset Value	Description
7	RO	0x0	OCV_STS OCV_STS: OCV mode status. 1: ocv mode; 0: null ocv mode.
6	RO	0x0	TERM_UPD TERM_UPD: Flag bit for Q_TERM update 0: NOT 1:YES
5	RW	0×0	QMAX_UPD_SOFT QMAX_UPD_SOFT: software Flag bit for QMAX update 0: NOT 1:YES
4	RO	0x0	BAT_CON BAT_CON: battery first connection, edge trigger 0:NOT 1:YES
3	RO	0x0	RELAX_VOL1_UPD RELAX_VOL1_UPD: battery voltage1 updated in relax status 0:NOT 1:YES
2	RO	0x0	RELAX_VOL2_UPD RELAX_VOL2_UPD: battery voltage2 updated in relax status 0:NOT 1:YES
1	RO	0x0	RELAX_STS RELAX_STS: battery coming into relax status 0:NOT 1:YES
0	RO	0x0	OCV_UPD OCV_UPD: Flag bit for OCV update 0: NOT 1:YES

gas_gauge_RELAX_THRE_H Address: Operational Base + offset (0x0058)

Bit	Attr	Reset Value	Description
7:0	RW	0x00	RELAX_THRE_CUR RELAX_THRE_CUR: relax mode threshold
			current set.<15:8>

gas_gauge_RELAX_THRE_L

Address: Operational Base + offset (0x0059)

Bit	Attr	Reset Value	Description
7:0	RW		RELAX_THRE_CUR RELAX_THRE_CUR: relax mode threshold current set. <7:0>

gas_gauge_RELAX_VOL1_H

Address: Operational Base + offset (0x005a)

Bit	Attr	Reset Value	Description
7:0	RO		RELAX_VOL1_H RELAX_VOL1_H<15:8>: relax 1st mode
			voltage

gas_gauge_RELAX_VOL1_L

Address: Operational Base + offset (0x005b)

Bit	Attr	Reset Value	Description
7:0	RO	0x00	RELAX_VOL1_L RELAX_VOL1_L<7:0>: relax 1st mode voltage

gas_gauge_RELAX_VOL2_H

Address: Operational Base + offset (0x005c)

Bit	Attr	Reset Value	Description
7:0	RO	0x00	RELAX_VOL2 RELAX_VOL2<15:8>: relax 2nd mode voltage

gas_gauge_RELAX_VOL2_L

Address: Operational Base + offset (0x005d)

Bit	Attr	Reset Value	Description
			RELAX_VOL2
7:0	RO	0x00	RELAX_VOL2<7:0>: relax 2nd mode
			voltage

gas_gauge_RELAX_CUR1_H

Address: Operational Base + offset (0x005e)

Bit	Attr	Reset Value	Description
7:0	RO	0x00	RELAX_CUR1 RELAX_CUR1<15:8>:relax 1st mode current

gas_gauge_RELAX_CUR1_L

Address: Operational Base + offset (0x005f)

Bit	Attr	Reset Value	Description
7:0	RO	0x00	RELAX_CUR1 RELAX_CUR1<7:0>: relax 1st mode current

gas_gauge_RELAX_CUR2_H

Address: Operational Base + offset (0x0060)

Bit	Attr	Reset Value	Description
7:0	RO	0×00	RELAX_CUR2 RELAX_CUR2<15:8>: relax 2nd mode current

gas_gauge_RELAX_CUR2_L

Address: Operational Base + offset (0x0061)

Bit	Attr	Reset Value	Description
7:0	RO	1(1)(1(1)	RELAX_CUR2 RELAX_CUR2<7:0>: relax 2nd mode current

gas_gauge_OCV_THRE_VOL

Address: Operational Base + offset (0x0062)

Bit	Attr	Reset Value	Description
7:0	RW	0×00	OCV_THRE_VOL OCV_THRE_VOL:OCV mode threshold. 00:0.5mV; 01:1mV; 02:1.5mVFF:127.5mV

gas_gauge_OCV_VOL_H

Address: Operational Base + offset (0x0063)

Bit	Attr	Reset Value	Description
7:0	RO	1117(11)	OCV_VOL_REG OCV_VOL_REG<15:8>: OCV voltage

gas_gauge_OCV_VOL_L

Address: Operational Base + offset (0x0064)

Bit	Attr	Reset Value	Description
7:0	RO	1117(11)	OCV_VOL_REG OCV_VOL_REG<7:0>:OCV voltage

gas_gauge_OCV_VOL0_H

Address: Operational Base + offset (0x0065)

Bit	Attr	Reset Value	Description
7:0	RO	0x00	OCV_VOL0_REG OCV_VOL0_REG<15:8>:OCV voltage 0

gas_gauge_OCV_VOL0_L

Address: Operational Base + offset (0x0066)

Bit	Attr	Reset Value	Description
7:0	RO	0x00	OCV_VOL0_REG
7.0	110	0.00	OCV_VOL0_REG<7:0>:OCV voltage 0

gas_gauge_OCV_CUR_H

Address: Operational Base + offset (0x0067)

Bit	Attr	Reset Value	Description
7:0	RO	I(1 Y (1()	OCV_CUR_REG OCV_CUR_REG<15:8>:OCV current

gas_gauge_OCV_CUR_L

Address: Operational Base + offset (0x0068)

Bit	Attr	Reset Value	Description
7:0	RO	()\(\(\) ()()	OCV_CUR_REG OCV_CUR_REG<7:0>:OCV current

gas_gauge_OCV_CUR0_H

Address: Operational Base + offset (0x0069)

Bit	Attr	Reset Value	Description
7:0	RO	1(1)(1)(1)	OCV_CUR0_REG OCV_CUR0_REG<15:8>: OCV current 0

gas_gauge_OCV_CUR0_L

Address: Operational Base + offset (0x006a)

Bit	Attr	Reset Value	Description
7:0	RO	I()Y()()	OCV_CUR0_REG OCV_CUR0_REG<7:0>: OCV current 0

gas_gauge_PWRON_VOL_H

Address: Operational Base + offset (0x006b)

Bit	Attr	Reset Value	Description
7:0	RO		PWRON_VOL_REG PWRON_VOL_REG<15:8>: power on bat voltage

gas_gauge_PWRON_VOL_L

Address: Operational Base + offset (0x006c)

Bit	Attr	Reset Value	Description
7:0	RO	0x00	PWRON_VOL_REG PWRON_VOL_REG<7:0>: power on bat voltage

gas_gauge_PWRON_CUR_H

Address: Operational Base + offset (0x006d)

Bit	Attr	Reset Value	Description
7:0	RO	0x00	PWRON_CUR_REG PWRON_CUR_REG<15:8>: power on bat current

gas_gauge_PWRON_CUR_L

Address: Operational Base + offset (0x006e)

Bit	Attr	Reset Value	Description
7:0	RO	0x00	PWRON_CUR_REG PWRON_CUR_REG<7:0>: power on bat current

gas_gauge_OFF_CNT

Address: Operational Base + offset (0x006f)

Bit	Attr	Reset Value	Description
7:0	RW	[()Y()()	OFF_CNT OFF_CNT<7:0>: power off time

gas_gauge_Q_INIT_H3

Address: Operational Base + offset (0x0070)

Bit	Attr	Reset Value	Description
7:0	RW	0x00	Q_INIT Q_INIT<31:24>:power off time

gas_gauge_Q_INIT_H2

Address: Operational Base + offset (0x0071)

Bit	Attr	Reset Value	Description
7:0	RW	0x00	Q_INIT Q_INIT<23:16>:power off time

gas_gauge_Q_INIT_L1

Address: Operational Base + offset (0x0072)

Bit	Attr	Reset Value	Description
7:0	RW	0x00	Q_INIT Q_INIT<15:8>:power off time

gas_gauge_Q_INIT_L0

Address: Operational Base + offset (0x0073)

Bit	Attr	Reset Value	Description
7:0	RW	0x00	Q_INIT Q_INIT<7:0>:power off time

gas_gauge_Q_PRES_H3

Address: Operational Base + offset (0x0074)

Bit	Attr	Reset Value	Description
7:0	RO	0x00	Q_PRES Q_PRES<31:24>:Coulomp value

gas_gauge_Q_PRES_H2

Address: Operational Base + offset (0x0075)

Bit	Attr	Reset Value	Description
7:0	RO	0x00	Q_PRES Q_PRES<23:16>:Coulomp value

gas_gauge_Q_PRES_L1

Address: Operational Base + offset (0x0076)

Bit	Attr	Reset Value	Description
7:0	RO	0x00	Q_PRES Q_PRES<15:8>:Coulomp value

gas_gauge_Q_PRES_L0

Address: Operational Base + offset (0x0077)

Bit	Attr	Reset Value	Description	
7:0	RO	0x00	Q_PRES Q_PRES<7:0>:Coulomp	value

gas_gauge_BAT_VOL_H

Address: Operational Base + offset (0x0078)

Bit	Attr	Reset Value	Description
7:0	RO	0x00	BAT_VOL BAT_VOL<15:8>: batdiv voltage

gas_gauge_BAT_VOL_L

Address: Operational Base + offset (0x0079)

Bit	Attr	Reset Value	Description
7:0	RO	0x00	BAT_VOL BAT_VOL<7:0>:batdiv voltage

gas_gauge_BAT_CUR_H

Address: Operational Base + offset (0x007a)

Bit	Attr	Reset Value	Description
7:0	RO	0x00	BAT_CUR BAT_CUR<15:8>:battery current

gas_gauge_BAT_CUR

Address: Operational Base + offset (0x007b)

Bit	Attr	Reset Value	Description
7:0	RO	0x00	BAT_CUR BAT_CUR<7:0>:BAT_CUR: battery current

gas_gauge_SW2_VOL_H

Address: Operational Base + offset (0x007e)

Bit	Attr	Reset Value	Description
7:0	RO		SWOUT2_VOL SWOUT2_VOL<15:8>: SWOUT2 voltage value

gas_gauge_SW2_VOL_L

Address: Operational Base + offset (0x007f)

Bit	Attr	Reset Value	Description
			SWOUT2_VOL
7:0	RO	0x00	SWOUT2_VOL<7:0>: SWOUT2 voltage
			value

gas_gauge_SW1_VOL_H

Address: Operational Base + offset (0x0080)

Bit	Attr	Reset Value	Description
7:0	RO	0x00	SWOUT1_VOL SWOUT1_VOL<15:8>: SWOUT1 voltage value

gas_gauge_SW1_VOL_L

Address: Operational Base + offset (0x0081)

Bit	Attr	Reset Value	Description
7:0	RO	0x00	SWOUT1_VOL SWOUT1_VOL<7:0>: SWOUT1 voltage value

gas_gauge_Q_MAX_H3

Address: Operational Base + offset (0x0082)

Bit	Attr	Reset Value	Description
7:0	RW	0x00	Q_MAX Q_MAX<31:24>: Qmax value

gas_gauge_Q_MAX_H2

Address: Operational Base + offset (0x0083)

Bit	Attr	Reset Value	Description
7:0	RW	0x00	Q_MAX Q_MAX<23:16>: Qmax value

gas_gauge_Q_MAX_L1

Address: Operational Base + offset (0x0084)

Bit	Attr	Reset Value	Description
7:0	RW	0x00	Q_MAX Q_MAX<15:8>: Qmax value

gas_gauge_Q_MAX_L0

Address: Operational Base + offset (0x0085)

Bit	Attr	Reset Value	Description
7:0	RW	0x00	Q_MAX Q_MAX<7:0>: Qmax value

gas_gauge_Q_TERM_H3

Address: Operational Base + offset (0x0086)

Bit	Attr	Reset Value	Description
7:0	RO	0x00	Q_TERM Q_TERM<31:24>: charge terminal Coulomp value

gas_gauge_Q_TERM_H2

Address: Operational Base + offset (0x0087)

	Bit	Attr	Reset Value	Description
4				Q_TERM
	7:0	RO	0x00	Q_TERM<23:16>: charge terminal Coulomp
				value

gas_gauge_Q_TERM_L1

Address: Operational Base + offset (0x0088)

Bit	Attr	Reset Value	Description
7:0	RO	0x00	Q_TERM Q_TERM<15:8>: charge terminal Coulomp value

gas_gauge_Q_TERM_L0

Address: Operational Base + offset (0x0089)

Bit	Attr	Reset Value	Description
7:0	RO	0x00	Q_TERM Q_TERM<7:0>: charge terminal Coulomp value

gas_gauge_Q_OCV_H3

Address: Operational Base + offset (0x008a)

Bit	Attr	Reset Value	Description
7:0	DO	0x00	Q_OCV
7:0	RO	UXUU	Q_OCV<31:24>:OCV update Coulomp value

gas_gauge_Q_OCV_H2

Address: Operational Base + offset (0x008b)

Bit	Attr	Reset Value	Description
7:0	RO	0x00	Q_OCV Q_OCV<23:16>:OCV update Coulomp value

gas_gauge_Q_OCV_L1

Address: Operational Base + offset (0x008c)

Bit	Attr	Reset Value	Description
7:0	RO	0x00	Q_OCV Q_OCV<15:8>:OCV update Coulomp value

gas_gauge_Q_OCV_L0

Address: Operational Base + offset (0x008d)

Bit	Attr	Reset Value	Description
7:0	RO	0x00	Q_OCV Q_OCV<7:0>:OCV update Coulomp value

gas_gauge_OCV_CNT

Address: Operational Base + offset (0x008e)

Bit	Attr	Reset Value	Description
7:0	RW	0x00	OCV_CNT OCV_CNT<7:0>: two OCV time interval

gas_gauge_SLEEP_CON_SAMP_CUR_H

Address: Operational Base + offset (0x008f)

Bit	Attr	Reset Value	Description
7:0	RW	0x00	SLEEP_CON_SAMP_CUR SLEEP_CON_SAMP_CUR<15:8>:SLEEP mode, When the current is greater than the set value, it is sampled once again, until it is less than the set value, and the value is updated to the RELAX register

gas_gauge_SLEEP_CON_SAMP_CUR

Address: Operational Base + offset (0x0090)

Bit	Attr	Reset Value	Description
7:0	RW	0×60	SLEEP_CON_SAMP_CUR SLEEP_CON_SAMP_CUR<7:0>: SLEEP mode, When the current is greater than the set value, it is sampled once again, until it is less than the set value, and the value is updated to the RELAX register

gas_gauge_CAL_OFFSET_H

Address: Operational Base + offset (0x0091)

Bit	Attr	Reset Value	Description
			CAL_OFFSET_REG
7:0	RW	0x7f	CAL_OFFSET_REG<15:8>: PCB current
			offset value high bit

gas_gauge_CAL_OFFSET_L

Address: Operational Base + offset (0x0092)

Bit	Attr	Reset Value	Description
7:0	RW	0xff	CAL_OFFSET_REG CAL_OFFSET_REG<7:0>: PCB current offset value low bit

gas_gauge_VCALIB0_H

Address: Operational Base + offset (0x0093)

Bit	Attr	Reset Value	Description
			VCALIB0
7:0	RO	0x00	VCALIB0<15:8>:Voltage0 offset value for AP
			to calculate offset error and gain error

gas_gauge_VCALIB0_L

Address: Operational Base + offset (0x0094)

Bit	Attr	Reset Value	Description
7:0	RO	0x00	VCALIB0 VCALIB0<7:0>:Voltage0 offset value for AP to calculate offset error and gain error

gas_gauge_VCALIB1_H

Address: Operational Base + offset (0x0095)

Bit	Attr	Reset Value	Description
			VCALIB1
7:0	RO	0x00	VCALIB1<15:8>:Voltage1 offset value for AP
			to calculate offset error and gain error

gas_gauge_VCALIB1_L

Address: Operational Base + offset (0x0096)

Bit	Attr	Reset Value	Description
7:0	D.O.	0x00	VCALIB1
7:0	RO	0x00	VCALIB1<7:0>:Voltage1 offset value for AP to calculate offset error and gain error

gas_gauge_IOFFSET_H

Address: Operational Base + offset (0x0097)

Bit	Attr	Reset Value	Description
			IOFFSET
7:0	RO	0x00	IOFFSET<15:8>:Current offset value
			calculated

gas_gauge_IOFFSET_L

Address: Operational Base + offset (0x0098)

Bit	Attr	Reset Value	Description
7:0	RO	0x00	IOFFSET IOFFSET < 7:0 > : Current offset value
			calculated

gas_gauge_BAT_R0

Address: Operational Base + offset (0x0099)

Bit	Attr	Reset Value	Description
7:0	RW	0x00	BAT_R0 BAT_R0<7:0>:BAT resistance

gas_gauge_BAT_R1

Address: Operational Base + offset (0x009a)

Bit	Attr	Reset Value	Description
7:0	RW	0x00	BAT_R1 BAT_R1<7:0>:BAT resistance

gas_gauge_BAT_R2

Address: Operational Base + offset (0x009b)

Bit	Attr	Reset Value	Description
7:0	RW	0x00	BAT_R2 BAT_R2<7:0>:BAT resistance

gas_gauge_BAT_R3

Address: Operational Base + offset (0x009c)

Bit	Attr	Reset Value	Description
7:0	RW	0x00	BAT_R3 BAT_R3<7:0>:BAT resistance

gas_gauge_DATA0

Address: Operational Base + offset (0x009d)

Bit	Attr	Reset Value	Description	
7:0 F	RW	0x00	DATA	
			DATA<7:0>:data for AP	

gas_gauge_DATA1

Address: Operational Base + offset (0x009e)

Bit	Attr	Reset Value	Description
7:0	RW	0x00	DATA DATA<7:0>:data for AP

gas_gauge_DATA2

Address: Operational Base + offset (0x009f)

Bit	Attr	Reset Value	Description
7·0 R	RW	0x00	DATA
/ . 0	1200	OXOO	DATA<7:0>:data for AP

gas_gauge_DATA3

Address: Operational Base + offset (0x00a0)

Bit	Attr	Reset Value	Description
7:0	RW	0x00	DATA DATA<7:0>:data for AP

gas_gauge_DATA4

Address: Operational Base + offset (0x00a1)

Bit	Attr	Reset Value	Description
7:0	RW	0x00	DATA
7:0	KVV	UXUU	DATA<7:0>:data for AP

gas_gauge_DATA5

Address: Operational Base + offset (0x00a2)

Bit	Attr	Reset Value	Description
7:0	RW	1(1\(\sigma(1)()	DATA
			DATA<7:0>:data for AP

gas_gauge_DATA6

Address: Operational Base + offset (0x00a3)

Bit	Attr	Reset Value	Description
7:0	RW	0x00	DATA
			DATA<7:0>:data for AP

gas_gauge_DATA7

Address: Operational Base + offset (0x00a4)

Bit	Attr	Reset Value	Description	
7:0	RW	0x00	DATA	
7.0	FCVV	UXUU	DATA<7:0>:data for AP	

gas_gauge_DATA8

Address: Operational Base + offset (0x00a5)

Bit	Attr	Reset Value	Description
7:0	RW	0x00	DATA DATA<7:0>:data for AP

gas_gauge_DATA9

Address: Operational Base + offset (0x00a6)

Bit	Attr	Reset Value	Description
7:0	RW	0x00	DATA DATA<7:0>:data for AP

gas_gauge_DATA10

Address: Operational Base + offset (0x00a7)

Bit	Attr	Reset Value	Description
7:0	RW	0x00	DATA DATA<7:0>:data for AP

gas_gauge_DATA11

Address: Operational Base + offset (0x00a8)

Bit	Attr	Reset Value	Description
7:0	DW	0,400	DATA
7:0	RW	0x00	DATA<7:0>:data for AP

gas_gauge_VOL_ADC_B3

Address: Operational Base + offset (0x00a9)

Bit	Attr	Reset Value	Description
			VOL_ADC_B
7:0	RO	OTP	VOL_ADC_B<31:24>:
			default: OTP

gas_gauge_VOL_ADC_B2

Address: Operational Base + offset (0x00aa)

Register0000 Abstract

Bit	Attr	Reset Value	Description
7:0	RO	ОТР	VOL_ADC_B VOL ADC B<23:16>
			default: OTP

gas_gauge_VOL_ADC_B1

Address: Operational Base + offset (0x00ab)

Register0000 Abstract

Bit	Attr	Reset Value	Description
7:0	RO	OTP	VOL_ADC_B VOL_ADC_B<15:8> default: OTP

gas_gauge_VOL_ADC_B_7_0

Address: Operational Base + offset (0x00ac)

Register0000 Abstract

Bit	Attr	Reset Value	Description
7:0	RO	ОТР	VOL_ADC_B0 VOL_ADC_B<7:0> default: OTP

gas_gauge_CUR_ADC_K3

Address: Operational Base + offset (0x00ad)

Bit	Attr	Reset Value	Description
7.0	200	OTE	CUR_ADC_K
7:0	RO	OTP	CUR_ADC_K<31:24>
			default: OTP

gas_gauge_CUR_ADC_K2

Address: Operational Base + offset (0x00ae)

Bit	Attr	Reset Value	Description
7:0	RO	ОТР	CUR_ADC_K CUR_ADC_K<23:16>
			default: OTP

gas_gauge_CUR_ADC_K1

Address: Operational Base + offset (0x00af)

Bit	Attr	Reset Value	Description
			CUR_ADC_K
7:0	RO	OTP	CUR_ADC_K<15:8>
			default: OTP

gas_gauge_CUR_ADC_K0

Address: Operational Base + offset (0x00b0)

Bit	Attr	Reset Value	Description
			CUR_ADC_K0
7:0	RO	OTP	CUR_ADC_K<7:0>
			default: OTP

PMIC_POWER_EN0

Address: Operational Base + offset (0x00b1)

Bit	Attr	Reset Value	Description
			BUCK4_EN_MASK
			BUCK4_EN_MASK: MUST write them to "1" if
7	RW	0×0	want to change corresponding BUCK4_EN
/	KVV	UXU	bit, The BUCK4_EN_MASK bits should be
			clear when BUCK4_EN bits have been
			written.
			BUCK3_EN_MASK
			BUCK3_EN_MASK: MUST write them to "1" if
6	RW	0×0	want to change corresponding BUCK3_EN
١٥	IX V V	0.00	bit, The BUCK3_EN_MASK bits should be
		()	clear when BUCK3_EN bits have been
			written.
		0×0	BUCK2_EN_MASK
	RW		BUCK2_EN_MASK: MUST write them to "1" if
5			want to change corresponding BUCK2_EN
			bit, The BUCK2_EN_MASK bits should be
			clear when BUCK2_EN bits have been
			written.
		0×0	BUCK1_EN_MASK
			BUCK1_EN_MASK: MUST write them to "1" if
4	RW		want to change corresponding BUCK1_EN
7			bit, The BUCK1_EN_MASK bits should be
			clear when BUCK1_EN bits have been
			written.
			BUCK4_EN
			BUCK4_EN: BUCK4 enable in active mode
3	RW	ОТР	1, Enable
		011	0, Disable
			the default value is set by otp
			reset by power down or RST.

Bit	Attr	Reset Value	Description
			BUCK3_EN
			BUCK3_EN: BUCK3 enable in active mode
2	RW	ОТР	1, Enable
2	IXVV	011	0, Disable
			the default value is set by otp
			reset by power down or RST.
		ОТР	BUCK2_EN
	RW		BUCK2_EN: BUCK2 enable in active mode
1			1, Enable
			0, Disable
			the default value is set by otp
			reset by power down or RST.
		/ ОТР	BUCK1_EN
			BUCK1_EN: BUCK1 enable in active mode
0	RW		1, Enable
			0, Disable
			the default value is set by otp
			reset by power down or RST.

PMIC_POWER_EN1
Address: Operational Base + offset (0x00b2)

Bit	Attr	Reset Value	Description
			LDO4_EN_MASK
			LDO4_EN_MASK: MUST write them to "1" if
7	RW	0x0	want to change corresponding LDO4_EN
			bit, The LDO4_EN_MASK bits should be
		1011	clear when LDO4_EN bits have been written.
			LDO3_EN_MASK
			LDO3_EN_MASK: MUST write them to "1" if
6	RW	0x0	want to change corresponding LDO3_EN
			bit, The LDO3_EN_MASK bits should be
			clear when LDO3_EN bits have been written.
			LDO2_EN_MASK
			LDO2_EN_MASK: MUST write them to "1" if
5	RW	0x0	want to change corresponding LDO2_EN
			bit, The LDO2_EN_MASK bits should be
			clear when LDO2_EN bits have been written.
			LDO1_EN_MASK
			LDO1_EN_MASK: MUST write them to "1" if
4	RW	0x0	want to change corresponding LDO1_EN
			bit, The LDO1_EN_MASK bits should be
			clear when LDO1_EN bits have been written.

Bit	Attr	Reset Value	Description
	RW OTP	ОТР	LDO4_EN
			LDO4_EN: LDO4 enable in active mode
3			1, Enable
			0, Disable
			the default value is set by otp
		reset by power down or RST.	
		ОТР	LDO3_EN
			LDO3_EN: LDO3 enable in active mode
2	RW/		1, Enable
_	KVV		0, Disable
			the default value is set by otp
			reset by power down or RST.
		ОТР	LDO2_EN
	RW		LDO2_EN: LDO2 enable in active mode
1			1, Enable
_			0, Disable
			the default value is set by otp
			reset by power down or RST.
		ОТР	LDO1_EN
			LDO1_EN: LDO1 enable in active mode
0	RW		1, Enable
U			0, Disable
			the default value is set by otp
			reset by power down or RST.

PMIC_POWER_EN2
Address: Operational Base + offset (0x00b3)

Bit	Attr	Reset Value	Description
			LDO8_EN_MASK
			LDO8_EN_MASK: MUST write them to "1" if
7	RW	0x0	want to change corresponding LDO8_EN
			bit, The LDO8_EN_MASK bits should be
			clear when LDO8_EN bits have been written.
			LDO7_EN_MASK
			LDO7_EN_MASK: MUST write them to "1" if
6	RW	0x0	want to change corresponding LDO7_EN
			bit, The LDO7_EN_MASK bits should be
			clear when LDO7_EN bits have been written.
			LDO6_EN_MASK
			LDO6_EN_MASK: MUST write them to "1" if
5	RW	0x0	want to change corresponding LDO6_EN
			bit, The LDO6_EN_MASK bits should be
			clear when LDO6_EN bits have been written.

Bit	Attr	Reset Value	Description
			LDO5_EN_MASK
	RW	0x0	LDO5_EN_MASK: MUST write them to "1" if
4			want to change corresponding LDO5_EN
			bit, The LDO5_EN_MASK bits should be
			clear when LDO5_EN bits have been written.
		ОТР	LDO8_EN
			LDO8_EN: LDO8 enable in active mode
3	RW		1, Enable
	IXVV		0, Disable
			the default value is set by otp
			reset by power down or RST.
			LDO7_EN
	RW OTP	ОТР	LDO7_EN: LDO7 enable in active mode
2			1, Enable
_			0, Disable
			the default value is set by otp
			reset by power down or RST.
		ОТР	LDO6_EN
	RW		LDO6_EN: LDO6 enable in active mode
1			1, Enable
			0, Disable
			the default value is set by otp
			reset by power down or RST.
		ОТР	LDO5_EN
			LDO5_EN: LDO5 enable in active mode
0	RW		1, Enable
			0, Disable
			the default value is set by otp
			reset by power down or RST.

PMIC_POWER_EN3
Address: Operational Base + offset (0x00b4)

	Bit	Attr	Reset Value	Description
				SW2_EN_MASK
				SW2_EN _MASK : MUST write them to "1" if
	7	RW	0x0	want to change corresponding SW2_EN bit,
				The SW2_EN_MASK bits should be clear
				when SW2_EN bits have been written.
			SW1_EN_MASK	
				SW1_EN _MASK : MUST write them to "1" if
	6	RW	0x0	want to change corresponding SW1_EN bit,
				The SW1_EN_MASK bits should be clear
				when SW1_EN bits have been written.

Bit	Attr	Reset Value	Description
			BUCK5_EN_MASK
	DW/		BUCK5_EN _MASK: MUST write them to "1"
5		00	if want to change corresponding BUCK5_EN
3	KVV	UXU	bit, The BUCK5_EN_MASK bits should be
			clear when BUCK5_EN bits have been
			written.
		0×0	LDO9_EN_MASK
	RW 0x0 RW OTP		LDO9_EN_MASK: MUST write them to "1" if
4			want to change corresponding LDO9_EN
			bit, The LDO9_EN_MASK bits should be
		clear when LDO9_EN bits have been written.	
	RW 0x0 RW 0x0 RW 0TP RW 0TP RW 0TP	SW2_EN	
		ОТР	SW2_EN : SWOUT2 enable in active mode
3	RW		1, Enable
			0, Disable
			the default value is set by otp.
		reset by power down or RST.	
		ОТР	SW1_EN
			SW1_EN : SWOUT1 enable in active mode
2	RW OTP		1, Enable
			0, Disable
			the default value is set by otp.
		reset by power down or RST.	
	RW	ОТР	BUCK5_EN
1			BUCK5_EN: BUCK5 enable in active mode
			1, Enable
_			0, Disable
			the default value is set by otp.
			reset by power down or RST.
		ОТР	LDO9_EN
			LDO9_EN: LDO9 enable in active mode
0	RW		1, Enable
			0, Disable
			the default value is set by otp.
			reset by power down or RST.

PMIC_POWER_SLP_EN0Address: Operational Base + offset (0x00b5)

Bit	Attr	Reset Value	Description
			SW2_SLP_EN
			SW2_SLP_EN: SWOUT2 enable in SLEEP
			mode
7	RW	OTP	1, Enable
			0, Disable
			the default value is set by otp.
			reset by power down or RST.
			SW1_SLP_EN
			SW1_SLP_EN: SWOUT1 enable in SLEEP
			mode
6	RW	OTP	1, Enable
			0, Disable
			the default value is set by otp.
			reset by power down or RST.
			BUCK5_SLP_EN
			BUCK5_SLP_EN: BUCK5 enable in SLEEP
			mode
5	RW	ОТР	1, Enable
			0, Disable
			the default value is set by otp.
			reset by power down or RST.
			LDO9_SLP_EN
			LDO9_SLP_EN: LDO9 enable in SLEEP mode
4	RW	ОТР	1, Enable
			0, Disable
		4.0	the default value is set by otp.
			reset by power down or RST.
			BUCK4_SLP_EN
			Field0000 Abstract
			BUCK4_SLP_EN: BUCK4 enable in SLEEP
3	RW	OTP	mode
			1, Enable
			0, Disable
			the default value is set by OTP.
			reset by power down or RST.
			BUCK3_SLP_EN
			BUCK3_SLP_EN: BUCK3 enable in SLEEP
		OTD	mode
2	RW	ОТР	1, Enable
			0, Disable
			the default value is set by otp.
			reset by power down or RST.

Bit	Attr	Reset Value	Description
			BUCK2_SLP_EN
			BUCK2_SLP_EN: BUCK2 enable in SLEEP
			mode
1	RW	ОТР	1, Enable
			0, Disable
			the default value is set by otp.
			reset by power down or RST.
			BUCK1_SLP_EN
			BUCK1_SLP_EN: BUCK1 enable in SLEEP
			mode
0	RW	OTP	1, Enable
			0, Disable
			the default value is set by OTP.
			reset by power down or RST.

PMIC_POWER_SLP_EN1Address: Operational Base + offset (0x00b6)

Bit	Attr	Reset Value	Description
			LDO8_SLP_EN
			LDO8_SLP_EN: LDO8 enable in SLEEP mode
7	RW	ОТР	1, Enable
		011	0, Disable
			the default value is set by otp
			reset by power down or RST.
			LDO7_SLP_EN
			LDO7_SLP_EN: LDO7 enable in SLEEP mode
6	RW	ОТР	1, Enable
			0, Disable
			the default value is set by otp
			reset by power down or RST.
	RW		LDO6_SLP_EN
			LDO6_SLP_EN: LDO6 enable in SLEEP mode
5		ОТР	1, Enable
			0, Disable
			the default value is set by otp
			reset by power down or RST.
			LDO5_SLP_EN
	RW		LDO5_SLP_EN: LDO5 enable in SLEEP mode
4			1, Enable
			0, Disable
			the default value is set by otp
			reset by power down or RST.

Bit	Attr	Reset Value	Description
			LDO4_SLP_EN
			LDO4_SLP_EN: LDO4 enable in SLEEP mode
3	RW	ОТР	1, Enable
3	KVV	OTF	0, Disable
			the default value is set by otp
			reset by power down or RST.
			LDO3_SLP_EN
			LDO3_SLP_EN: LDO3 enable in SLEEP mode
2	RW	ОТР	1, Enable
2	IXVV	OTF	0, Disable
			the default value is set by otp
			reset by power down or RST.
			LDO2_SLP_EN
	RW		LDO2_SLP_EN: LDO2 enable in SLEEP mode
1		ОТР	1, Enable
_			0, Disable
			the default value is set by otp
			reset by power down or RST.
			LDO1_SLP_EN
			LDO1_SLP_EN: LDO1 enable in SLEEP mode
0	RW	ОТР	1, Enable
			0, Disable
			the default value is set by otp
			reset by power down or RST.

PMIC_POWER_DISCHRG_EN0

Address: Operational Base + offset (0x00b7)

Bit	Attr	Reset Value	Description
			SW2_DISCHG_EN
7	RW	0×1	SW2_DISCHG_EN: SWOUT2 discharge
/	KW	UXI	enable when the channel is off
			0: Disable 1:enable
			SW1_DISCHG_EN
6	RW	0x1	SW1_DISCHG_EN: SWOUT1 discharge
O	KVV		enable when the channel is off
			0: Disable 1:enable
		W 0×1	BUCK5_DISCHG_EN
5	RW		BUCK5_DISCHG_EN: BUCK5 discharge
5			enable when the channel is off
			0: Disable 1:enable
	RW	W 0x1	LDO9_DISCHG_EN
4			LDO9_DISCHG_EN: LDO9 discharge enable
4			when the channel is off
			0: Disable 1:enable

Bit	Attr	Reset Value	Description
			BUCK4_DISCHG_EN
3	RW	0×1	BUCK4_DISCHG_EN: BUCK4 discharge
3	KVV	UXI	enable when the channel is off
			0: Disable 1:enable
			BUCK3_DISCHG_EN
2	RW	0×1	BUCK3_DISCHG_EN: BUCK3 discharge
2	KVV		enable when the channel is off
			0: Disable 1:enable
		RW 0x1	BUCK2_DISCHG_EN
1	DW		BUCK2_DISCHG_EN: BUCK2 discharge
1	RVV		enable when the channel is off
			0: Disable 1:enable
		RW 0x1	BUCK1_DISCHG_EN
	RW		BUCK1_DISCHG_EN: BUCK1 discharge
0			enable when the channel is off
			0: Disable 1:enable

PMIC_POWER_DISCHRG_EN1
Address: Operational Base + offset (0x00b8)

Bit	Attr	Reset Value	Description
			LDO8_DISCHG_EN
7	RW	0×1	LDO8_DISCHG_EN: LDO8 discharge enable
'	KVV	UXI	when the channel is off
			0: Disable 1:enable:
			LDO7_DISCHG_EN
6	RW	0×1	LDO7_DISCHG_EN: LDO7 discharge enable
0	IX V V	OXI	when the channel is off
			0: Disable 1:enable:
			LDO6_DISCHG_EN
5	RW	0x1	LDO6_DISCHG_EN: LDO6 discharge enable
	RVV		when the channel is off
			0: Disable 1:enable:
	RW		LDO5_DISCHG_EN
4		0x1	LDO5_DISCHG_EN: LDO5 discharge enable
7			when the channel is off
			0: Disable 1:enable:
			LDO4_DISCHG_EN
3	RW	0×1	LDO4_DISCHG_EN: LDO4 discharge enable
	IX V V		when the channel is off
			0: Disable 1:enable:
	RW	0x1	LDO3_DISCHG_EN
2			LDO3_DISCHG_EN: LDO3 discharge enable
_			when the channel is off
			0: Disable 1:enable:

Bit	Attr	Reset Value	Description
		0x1	LDO2_DISCHG_EN
1	RW		LDO2_DISCHG_EN: LDO2 discharge enable
1	KVV		when the channel is off
			0: Disable 1:enable:
0	RW	0x1	LDO1_DISCHG_EN
			LDO1_DISCHG_EN: LDO1 discharge enable
			when the channel is off
			0: Disable 1:enable

PMIC_POWER_CONFIG

Address: Operational Base + offset (0x00b9)

Bit	Attr	Reset Value	Description
			LDO_SLP_LP_EN
_	DW	00	LDO_SLP_LP_EN: Low power function enable
7	RW	0x0	bit of LDO
			0: disable 1:enable
			BUCK3_FB_RES
6	RW	0x0	BUKC3_FB_RES: BUCK3 feedback select
0	IX V V	0.00	0: select external feedback resistor; 1: select
			internal feedback resistor
			BUCK_3VLDO_BYPASS_EN
5	RW	0×0	BUCK_3VLDO_BYPASS_EN:1:3V LDO disable
	IXVV	0.00	and short to VDD enable bit
			0: disable 1:enable
		0x0	BUCK_3VLDO_LP_EN
4	RW		BUCK_3VLDO_LP_EN: Low power function
			enable bit of 3VLDO
			0: disable 1:enable
			BUCK4_LP_EN
3	RW	0×0	BUCK4_LP_EN: Low power function enable
			bit of BUCK4
			0: disable 1:enable
			BUCK3_LP_EN
2	RW	0×0	BUCK3_LP_EN: Low power function enable
			bit of BUCK3
			0: disable 1:enable
			BUCK2_LP_EN
1	RW	0×0	BUCK2_LP_EN: Low power function enable bit of BUCK2
			0: disable 1:enable
			BUCK1 LP EN
		0×0	BUCK1_LP_EN: Low power function enable
0	RW		bit of BUCK1
			0: disable 1:enable
			o. disable fichable

PMIC_BUCK1_CONFIG

Address: Operational Base + offset (0x00ba)

Bit	Attr	Reset Value	Description
7:6	RW	0x1	BUCK1_RATE BUCK1_RATE<1:0>: BUCK1 voltage change rate after DVS 00: 3mV/uS; 01: 6.3mV/uS; 10:12.5mV/uS; 11: 25mV/uS reset by power down or RST.
5:3	RW	0x4	BUCK1_ILPK BUCK1_ILPK<2:0>: BUCK1 peak current limit select, MUST linkage adjustment with the BUCK1_ILVL<2:0>(write the same code) 000:2A 010:2.25A 010:2.5A 011:2.75A 100:3A 110:3.25A 110:3.5A 111:3.75A reset by power down or RST.
2:0	RW	0x4	BUCK1_ILVL BUCK1_ILVL<2:0>: BUCK1 valley current limit select, linkage adjustment with the BUCK1_ILPK<2:0>(write the same code) 000:2A 010:2.25A 010:2.5A 011:2.75A 100:3A 110:3.25A 110:3.5A 111:3.75A reset by power down or RST.

PMIC_BUCK1_ON_VSEL

Address: Operational Base + offset (0x00bb)

Bit	Attr	Reset Value	Description
7	RW	0x0	BUCK1_ON_FPWM BUCK1_ON_FPWM: BUCK1 Forced PWM mode selection 1, Forced PWM mode in active mode; 0, PWM/PFM auto change mode reset by power down or RST.
	7		BUCK1_ON_VSEL BUCK1_ON_VSEL<6:0>: BUCK1 active mode voltage select 0000000:0.5V 0000001:0.5125V 0000010:0.525V
6:0	RW	ОТР	1010000:1.5V 1010001:1.6V 1010010:1.7V 1011000:2.3V 1011001~1111111:2.4V the default value is set by otp reset by power down or RST.

PMIC_BUCK1_SLP_VSEL

Address: Operational Base + offset (0x00bc)

Bit	Attr	Reset Value	Description
7	RW	0x0	BUCK1_SLP_FPWM BUCK1_SLP_FPWM: 1, Forced PWM mode in sleep mode. 0, PWM/PFM auto change mode. reset by power down or RST.
6:0	RW	ОТР	BUCK1_SLP_VSEL BUCK1_SLP_VSEL<6:0>: BUCK1 SLEEP mode voltage select 0000000:0.5V 0000001:0.5125V 0000010:0.525V 1010000:1.5V 1010001:1.6V 1010010:1.7V 1011000:2.3V 1011001~111111:2.4V the default value is set byotp reset by power down or RST.

PMIC_BUCK2_CONFIG

Address: Operational Base + offset (0x00bd)

Bit	Attr	Reset Value	Description
7:6	RW	0×1	BUCK2_RATE BUCK2_RATE<1:0>: BUCK2 voltage change rate after DVS 00: 3mV/uS; 01: 6.3mV/uS; 10:12.5mV/uS; 11: 25mV/uS reset by power down or RST.
5:3	RW	0×4	BUCK2_ILPK BUCK2_ILPK<2:0>: BUCK2 peak current limit select, MUST linkage adjustment with the BUCK2_ILVL<2:0>(write the same code) 000:2A 010:2.25A 010:2.5A 011:2.75A 100:3A 110:3.25A 110:3.5A 111:3.75A reset by power down or RST.
2:0	RW	0×4	BUCK2_ILVL BUCK2_ILVL<2:0>: BUCK2 valley current limit select, linkage adjustment with the BUCK2_ILPK<2:0>(write the same code) 000:2A 010:2.25A 010:2.5A 011:2.75A 100:3A 110:3.25A 110:3.5A 111:3.75A reset by power down or RST.

PMIC_BUCK2_ON_VSEL Address: Operational Base + offset (0x00be)

Bit	Attr	Reset Value	Description
7	RW	0x0	BUCK2_ON_FPWM BUCK2_ON_FPWM: BUCK2 Forced PWM mode selection 1, Forced PWM mode in active mode; 0, PWM/PFM auto change mode reset by power down or RST.
6:0	RW	ОТР	BUCK2_ON_VSEL BUCK2_ON_VSEL<6:0>: BUCK2 active mode voltage select 0000000:0.5V 0000001:0.5125V 0000010:0.525V 1010000:1.5V 1010001:1.6V 1010010:1.7V 1011000:2.3V 1011001~111111:2.4V the default value is set by otp reset by power down or RST.

PMIC_BUCK2_SLP_VSEL

Address: Operational Base + offset (0x00bf)

Bit	Attr	Reset Value	Description
			BUCK2_SLP_FPWM
			BUCK2_SLP_FPWM:
7	RW	0x0	1, Forced PWM mode in sleep mode.
			0, PWM/PFM auto change mode.
			reset by power down or RST.
			BUCK2_SLP_VSEL
			BUCK2_SLP_VSEL<6:0>: BUCK2 SLEEP
			mode voltage select
			000000:0.5V
			0000001:0.5125V
			0000010:0.525V
		V	
6:0	RW	ОТР	1010000:1.5V
			1010001:1.6V
			1010010:1.7V
			1011000:2.3V
			1011001~1111111:2.4V
			the default value is set by otp
1			reset by power down or RST.

PMIC_BUCK3_CONFIG Address: Operational Base + offset (0x00c0)

Bit	Attr	Reset Value	Description
7:6	RW	0x1	BUCK3_RATE BUCK3_RATE<1:0>: BUCK3 voltage change rate after DVS 00: 3mV/uS; 01: 6.3mV/uS; 10:12.5mV/uS; 11: 25mV/uS reset by power down or RST.
5:3	RW	0x4	BUCK3_ILPK BUCK3_ILPK<2:0>: BUCK3 peak current limit select, MUST linkage adjustment with the BUCK3_ILVL<2:0>(write the same code) 000:1A 010:1.25A 010:1.5A 011:1.75A 100:2A 110:2.25A 110:2.5A 111:2.75A reset by power down or RST.
2:0	RW	0x4	BUCK3_ILVL BUCK3_ILVL<2:0>: BUCK3 valley current limit select, linkage adjustment with the BUCK3_ILPK<2:0>(write the same code) 000:1A 010:1.25A 010:1.5A 011:1.75A 100:2A 110:2.25A 110:2.5A 111:2.75A reset by power down or RST.

PMIC_BUCK3_ON_VSEL

Address: Operational Base + offset (0x00c1)

Bit	Attr	Reset Value	Description
7	RW	0x0	BUCK3_ON_FPWM BUCK3_ON_FPWM: BUCK3 Forced PWM mode selection 1, Forced PWM mode in active mode; 0, PWM/PFM auto change mode reset by power down or RST.
			BUCK3_ON_VSEL BUCK3_ON_VSEL<6:0>: BUCK3 active mode voltage select 0000000:0.5V 0000001:0.5125V 0000010:0.525V
6:0	RW	ОТР	1010000:1.5V 1010001:1.6V 1010010:1.7V 1011000:2.3V 1011001~1111111:2.4V the default value is set by otp reset by power down or RST.

PMIC_BUCK3_SLP_VSEL

Address: Operational Base + offset (0x00c2)

Bit	Attr	Reset Value	Description
7	RW	0×0	BUCK3_SLP_FPWM BUCK3_SLP_FPWM: 1, Forced PWM mode in sleep mode. 0, PWM/PFM auto change mode. reset by power down or RST.
6:0	RW	ОТР	BUCK3_SLP_VSEL BUCK3_SLP_VSEL<6:0>: BUCK3 SLEEP mode voltage select 0000000:0.5V 0000001:0.5125V 0000010:0.525V 1010000:1.5V 1010001:1.6V 1010010:1.7V 1011000:2.3V 1011001~111111:2.4V the default value is set by otp reset by power down or RST.

PMIC_BUCK4_CONFIG

Address: Operational Base + offset (0x00c3)

Bit	Attr	Reset Value	Description
7:6	RW	0x1	BUCK4_RATE BUCK4_RATE<1:0>: BUCK4 voltage change rate after DVS 00: 3mV/uS; 01: 6.3mV/uS; 10:12.5mV/uS; 11: 25mV/uS reset by power down or RST.
5:3	RW	0x4	BUCK4_ILPK BUCK4_ILPK<2:0>: BUCK4 peak current limit select, MUST linkage adjustment with the BUCK4_ILVL<2:0>(write the same code) 000:1A 010:1.25A 010:1.5A 011:1.75A 100:2A 110:2.25A 110:2.5A 111:2.75A reset by power down or RST.
2:0	RW	0x4	BUCK4_ILVL BUCK4_ILVL<2:0>: BUCK4 valley current limit select, linkage adjustment with the BUCK4_ILPK<2:0>(write the same code) 000:1A 010:1.25A 010:1.5A 011:1.75A 100:2A 110:2.25A 110:2.5A 111:2.75A reset by power down or RST.

PMIC_BUCK4_ON_VSEL Address: Operational Base + offset (0x00c4)

Bit	Attr	Reset Value	Description
7	RW	0x0	BUCK4_ON_FPWM BUCK4_ON_FPWM: BUCK4 Forced PWM mode selection 1, Forced PWM mode in active mode; 0, PWM/PFM auto change mode reset by power down or RST.
6:0	RW	ОТР	BUCK4_ON_VSEL BUCK4_ON_VSEL<6:0>: BUCK4 active mode voltage select 0000000:0.5V 0000001:0.5125V 0000010:0.525V 1010000:1.5V 1010001:1.6V 1010010:1.7V 1100011~1111111:3.4V the default value is set by otp reset by power down or RST.

PMIC_BUCK4_SLP_VSEL

Address: Operational Base + offset (0x00c5)

Bit	Attr	Reset Value	Description
7	RW	0×0	BUCK4_SLP_FPWM BUCK4_SLP_FPWM: 1, Forced PWM mode in sleep mode. 0, PWM/PFM auto change mode.
		NiP	reset by power down or RST. BUCK4_SLP_VSEL BUCK4_SLP_VSEL<6:0>: BUCK4 SLEEP mode voltage select 0000000:0.5V 0000001:0.5125V 00000010:0.525V
6:0	RW	OTP	1010000:1.5V 1010001:1.6V 1010010:1.7V 1100011~1111111:3.4V the default value is set by otp reset by power down or RST.

PMIC_BUCK4_CMIN

Address: Operational Base + offset (0x00c6)

Bit	Attr	Reset Value	Description
7	RW		SYSUV_DLY_SEL SYSUV_DLY_SEL: Sys under voltage delay time selection 0: 5uS 1:50uS

Bit	Attr	Reset Value	Description
			LDO3_UVSD_EN
6	RW	0x0	LDO3_UVSD_EN: SYSUV to shutdown the
	KVV	UXU	LDO3 function
			0:Disable 1:enable
			SYSUV_TRIG_RESETB_EN
5	RW	0x0	SYSUV_TRIG_RESETB_EN:SYSUV to trigger
	IXVV	OXO	restart the PMIC function
			0:Disable 1:enable
			I2S_RX_MST
4	RW	0x0	I2S RX module as master mode(1)/slave
'		OXO	mode(0)
			reset by power down or RST.
			BUCK4_CMIN_EN
			BUCK4_CMIN_EN:BUCK4 min Current limit
3	RW	0x0	enable
		o x o	1, Enable
			0, Disable
			reset by power down or RST.
			BUCK4_CMIN_SEL
			BUCK4_CMIN_SEL<2:1>: BUCK4 min
2:1	RW	0x2	Current limit select
		OXL	reset by power down or RST.
			00:200mA 01:300mA 10:400mA
			11:500mA
0	RW	W 0×0	RESV
	1244		RESV: Reserve

PMIC_LDO1_ON_VSEL

Address: Operational Base + offset (0x00cc)

Bit	Attr	Reset Value	Description
7	RW	0x0	LDO1_IMAX LDO1_IMAX:LDO1 current limit setting 0: normal, 1: 130% of nominal value reset by power down or RST.
6:0	RW	ОТР	LDO1_ON_VSEL LDO1_ON_VSEL: LDO1 active mode voltage select, 0.6V~3.4V(step=25mV) 0000000:0.6V 0000001:0.625V 0000010:0.65V 1110000~1111111:3.4V the default value is set by otp reset by power down or RST.

PMIC_LDO1_SLP_VSEL

Address: Operational Base + offset (0x00cd)

Bit	Attr	Reset Value	Description
7	RW	0x0	RESV RESV:Reserve

Bit	Attr	Reset Value	Description
6:0	RW	ОТР	LDO1_SLP_VSEL LDO1_SLP_VSEL:LDO1 SLEEP mode voltage select, 0.6V~3.4V(step=25mV) 0000000:0.6V 0000001:0.625V 0000010:0.65V 1110000~1111111:3.4V the default value is set by otp reset by power down or RST.

PMIC_LDO2_ON_VSEL

Address: Operational Base + offset (0x00ce)

Bit	Attr	Reset Value	Description
7	RW	0x0	LDO2_IMAX LDO2_IMAX:LDO2 current limit setting 0: normal, 1: 130% of nominal value reset by power down or RST.
6:0	RW	ОТР	LDO2_ON_VSEL LDO2_ON_VSEL: LDO2 active mode voltage select, 0.6V~3.4V(step=25mV) 0000000:0.6V 0000001:0.625V 0000010:0.65V 1110000~1111111:3.4V the default value is set by otp reset by power down or RST.

PMIC_LDO2_SLP_VSEL

Address: Operational Base + offset (0x00cf)

Bit	Attr	Reset Value	Description
7	RW	0x0	RESV
/	FCVV	UXU	RESV:Reserve
			LDO2_SLP_VSEL
			LDO2_SLP_VSEL:LDO2 SLEEP mode voltage
			select, 0.6V~3.4V(step=25mV)
			000000:0.6V
6.0	RW	ОТР	0000001:0.625V
6:0			0000010:0.65V
ľ			1110000~1111111:3.4V
			the default value is set by otp
			reset by power down or RST.

PMIC_LDO3_ON_VSEL

Address: Operational Base + offset (0x00d0)

Bit	Attr	Reset Value	Description
7	RW	0x0	LDO3_IMAX LDO3_IMAX:LDO3 current limit setting 0: normal, 1: 130% of nominal value reset by power down or RST.
6:0	RW	ОТР	LDO3_ON_VSEL LDO3_ON_VSEL: LDO3 active mode voltage select, 0.6V~3.4V(step=25mV) 0000000:0.6V 0000001:0.625V 0000010:0.65V 1110000~1111111:3.4V the default value is set by otp reset by power down or RST.

PMIC_LDO3_SLP_VSEL

Address: Operational Base + offset (0x00d1)

Bit	Attr	Reset Value	Description
7	RW	0x0	RESV:Reserve
6:0	RW	ОТР	LDO3_SLP_VSEL LDO3_SLP_VSEL:LDO3 SLEEP mode voltage select, 0.6V~3.4V(step=25mV) 0000000:0.6V 0000001:0.625V 0000010:0.65V 1110000~1111111:3.4V the default value is set by otp reset by power down or RST.

PMIC_LDO4_ON_VSEL

Address: Operational Base + offset (0x00d2)

Bit	Attr	Reset Value	Description
7	RW	0x0	LDO4_IMAX LDO4_IMAX:LDO4 current limit setting 0: normal, 1: 130% of nominal value reset by power down or RST.
6:0	RW	ОТР	LDO4_ON_VSEL LDO4_ON_VSEL: LDO4 active mode voltage select, 0.6V~3.4V(step=25mV) 0000000:0.6V 0000001:0.625V 0000010:0.65V 1110000~1111111:3.4V the default value is set by otp reset by power down or RST.

Rev 1.01 RK809 Datasheet

PMIC_LDO4_SLP_VSEL

Address: Operational Base + offset (0x00d3)

Bit	Attr	Reset Value	Description
7	RW	0×0	RESV
	IX VV	UXU	RESV:Reserve
			LDO4_SLP_VSEL LDO4_SLP_VSEL:LDO4 SLEEP mode voltage
			select, 0.6V~3.4V(step=25mV)
			0000000:0.6V
6:0	RW	ОТР	0000001:0.625V
			0000010:0.65V
			 1110000~1111111:3.4V
			the default value is set by otp
			reset by power down or RST.

PMIC_LDO5_ON_VSEL

Address: Operational Base + offset (0x00d4)

Bit	Attr	Reset Value	Description
			LDO5_IMAX
			LDO5_IMAX:LDO5current limit setting
7	RW	0x0	0: normal,
			1: 130% of nominal value
			reset by power down or RST.
			LDO5_ON_VSEL
			LDO5_ON_VSEL: LDO5 active mode voltage
			select, 0.6V~3.4V(step=25mV)
			0000000:0.6V
6.0	DW	OTD	0000001:0.625V
6:0	RW	ОТР	0000010:0.65V
			1110000~1111111:3.4V
			the default value is set by otp
			reset by power down or RST.

PMIC_LDO5_SLP_VSEL Address: Operational Base + offset (0x00d5)

Bit	Attr	Reset Value	Description
7	RW	0x0	RESV:Reserve
6:0	RW	ОТР	LDO5_SLP_VSEL LDO5_SLP_VSEL:LDO5 SLEEP mode voltage select, 0.6V~3.4V(step=25mV) 0000000:0.6V 0000001:0.625V 0000010:0.65V 1110000~1111111:3.4V the default value is set by otp reset by power down or RST.

PMIC_LDO6_ON_VSEL

Address: Operational Base + offset (0x00d6)

Bit	Attr	Reset Value	Description
7	RW	0×0	LDO6_IMAX LDO6_IMAX:LDO6 current limit setting 0: normal, 1: 130% of nominal value reset by power down or RST.
6:0	RW	ОТР	LDO6_ON_VSEL LDO6_ON_VSEL: LDO6 active mode voltage select, 0.6V~3.4V(step=25mV) 0000000:0.6V 0000001:0.625V 0000010:0.65V 1110000~1111111:3.4V the default value is set by otp reset by power down or RST.

PMIC_LDO6_SLP_VSEL

Address: Operational Base + offset (0x00d7)

Bit	Attr	Reset Value	Description
7	RW	0x0	RESV
/	KVV	UXU	RESV:Reserve
			LDO6_SLP_VSEL
			LDO6_SLP_VSEL:LDO6 SLEEP mode voltage
			select, 0.6V~3.4V(step=25mV)
		ОТР	0000000:0.6V
6:0	RW		0000001:0.625V
	KVV		0000010:0.65V
			1110000~1111111:3.4V
			the default value is set by otp
			reset by power down or RST.

PMIC_LDO7_ON_VSEL

Address: Operational Base + offset (0x00d8)

Bit	Attr	Reset Value	Description
7	RW	0×0	LDO7_IMAX Field0000 Abstract LDO7_IMAX:LDO7 current limit setting 0: normal, 1: 130% of nominal value reset by power down or RST.

Bit	Attr	Reset Value	Description
6:0	RW	ОТР	LDO7_ON_VSEL LDO7_ON_VSEL: LDO7 active mode voltage select, 0.6V~3.4V(step=25mV) 0000000:0.6V 0000001:0.625V 0000010:0.65V 1110000~1111111:3.4V the default value is set by otp reset by power down or RST.

PMIC_LDO7_SLP_VSEL

Address: Operational Base + offset (0x00d9)

Bit	Attr	Reset Value	Description
7	RW	00	RESV
/	KVV	0x0	RESV:Reserve
			LDO7_SLP_VSEL
		ОТР	LDO7_SLP_VSEL:LDO7 SLEEP mode voltage
			select, 0.6V~3.4V(step=25mV)
			0000000:0.6V
6:0	RW		0000001:0.625V
0.0	KVV		0000010:0.65V
			1110000~1111111:3.4V
			the default value is set by otp
			reset by power down or RST.

PMIC_LDO8_ON_VSEL

Address: Operational Base + offset (0x00da)

Bit	Attr	Reset Value	Description
			LDO8_IMAX
			LDO8_IMAX:LDO8 current limit setting
7	RW	0x0	0: normal,
			1: 130% of nominal value
			reset by power down or RST.
			LDO8_ON_VSEL
			LDO8_ON_VSEL: LDO8 active mode voltage
		ОТР	select, 0.6V~3.4V(step=25mV)
	RW		0000000:0.6V
6:0			0000001:0.625V
0.0	KVV		0000010:0.65V
			1110000~1111111:3.4V
			the default value is set by otp
			reset by power down or RST.

PMIC_LDO8_SLP_VSEL

Address: Operational Base + offset (0x00db)

Bit	Attr	Reset Value	Description
7	RW	00	RESV
/	KVV	0x0	RESV:Reserve
			LDO8_SLP_VSEL
			LDO8_SLP_VSEL:LDO8 SLEEP mode voltage
		ОТР	select, 0.6V~3.4V(step=25mV)
			0000000:0.6V
6:0	RW		0000001:0.625V
6:0	KVV		0000010:0.65V
			1110000~1111111:3.4V
			the default value is set by otp
			reset by power down or RST.

PMIC_LDO9_ON_VSEL

Address: Operational Base + offset (0x00dc)

Bit	Attr	Reset Value	Description
			LDO9_IMAX
			LDO9_IMAX:LDO9 current limit setting
7	RW	0x0	0: normal,
			1: 130% of nominal value
			reset by power down or RST.
		ОТР	LDO9_ON_VSEL
			LDO9_ON_VSEL: LDO9 active mode voltage
			select, 0.6V~3.4V(step=25mV)
			0000000:0.6V
6:0	RW		0000001:0.625V
0.0	.o kw		0000010:0.65V
			1110000~1111111:3.4V
			the default value is set by otp
			reset by power down or RST.

PMIC_LDO9_SLP_VSEL

Address: Operational Base + offset (0x00dd)

Bit	Attr	Reset Value	Description
7	7 014	00	RESV
/	RW	0x0	RESV:Reserve

Bit	Attr	Reset Value	Description
			LDO9_SLP_VSEL
			LDO9_SLP_VSEL:LDO9 SLEEP mode voltage
			select, 0.6V~3.4V(step=25mV)
			000000:0.6V
C.O	DW	OTD	0000001:0.625V
6:0	RW	OTP	0000010:0.65V
			1110000~1111111:3.4V
			the default value is set by otp
			reset by power down or RST.

PMIC_BUCK5_SW1_CONFIG0

Address: Operational Base + offset (0x00de)

Bit	Attr	Reset Value	Description
			SW1_ILIM
7:6	RW	0x0	SW1_ILIM: SWOUT1 current limit selection
7.0	IX V V	UXU	00: 1A 01:1.5A 10:1.8A 11: 2.1A
			reset by power down or RST.
5	RW	0×0	RESV
3	KVV	UXU	Reserved
			BUCK5_ILMAX
		0x1	BUCK5_ILMAX:BUCK5 inductor peak current
4:3	RW		setting
			00:2.5A 01:3A 10:4A 11:4.5A
			reset by power down or RST.
			BUCK5_ON_VSEL
			BUCK5_ON_VSEL:BUCK5 active mode
		voltage select.	
2:0	RW	W OTP	000: 1.5V; 001: 1.8V; 010: 2.0V; 011: 2.2V
			100: 2.8V; 101: 3.0V; 110: 3.3V; 111: 3.6V
			the default value is set by otp
			reset by power down or RST.

PMIC_BUCK5_CONFIG1

Address: Operational Base + offset (0x00df)

Bit	Attr	Reset Value	Description
7:6	RW	10x1	RESV
7.0	KVV		Reserved
	RW	0x2	SW2_ILIM
			SW2_ILIM<2:0>: SWOUT2 current limit
5:3			select
			000: 2A 001:2.5A 010:3A 011: 3.5A
			1xx: 4A

Bit	Attr	Reset Value	Description
			BUCK5_SLP_VSEL
			BUCK5_SLP_VSEL:BUCK5 SLEEP mode
			voltage select.
2:0	RW	OTP	000: 1.5V; 001: 1.8V; 010: 2.0V; 011: 2.2V
			100: 2.8V; 101: 3.0V; 110: 3.3V; 111: 3.6V
			the default value is set by otp
			reset by power down or RST.

PMIC_CHIP_NAME

Address: Operational Base + offset (0x00ed)

Bit	Attr	Reset Value	Description
			CHIP_NAME
7:0	RO	0x80	CHIP_NAME:CHIP name code<11:4>.default
			80

PMIC_CHIP_VER

Address: Operational Base + offset (0x00ee)

Bit	Attr	Reset Value	Description
			CHIP_NAME
7:4	RO	0x9	CHIP_NAME:CHIP name code<3:0>.default
			9
			CHIP_VER
3:0	RO	0x2	CHIP_VER:CHIP version code<3:0>, from 1
			to 15.

PMIC_OTP_VER

Address: Operational Base + offset (0x00ef)

Bit	Attr	Reset Value	Description
			LDO1P8A_VSEL
7:6	RW	0x0	LDO1P8A_VSEL: VCC_1P8A voltage select
			00: 1.8V 01: 1.6V 10: 1.9V 11:2.0V
F. (RO	0x0	RESV
5:4			RESV: Reserve
			OTP_VER
3:0	RO	OTP	OTP_VER: OTP revize version.
			default OTP.

PMIC_SYS_STS

Address: Operational Base + offset (0x00f0)

Bit	Attr	Reset Value	Description
			PWRON_STS PWRON_STS: PWRON key status
7	RO	0x0	0: PWRON not press 1:PWRON button
			pressed
			reset by power down or RST
			PLUG_IN_STS
_	DO	00	PLUG_IN_STS: USB plug-in event
6	RO	0x0	occurs(VDC>0.55V) 0: no USB plug in
			1: USB plugged in
			VCC9 UV STS
5	RO	0x0	VCC9_UV_STS: VCC9 under voltage lockout
			status
			VCC9_LO_STS
4	RO	0x0	VCC9_LO_STS: VCC9 low voltage status
-		0.00	0: VCC9>VB_LO_SEL
			1: VCC9 <vb_lo_sel< td=""></vb_lo_sel<>
3	RO	0x0	HOTDIE_STS
			HOTDIE_STS: Hot-die warning
2	RO	0x0	TSD_STS
			TSD_STS: Thermal shut down
1	RO	0x0	RESV
			RESV: Reserve
0	RO	0x0	VCC9_OV_STS
•		NO UNU	VCC9_OV_STS: VCC9 over voltage status bit

PMIC_SYS_CFG0

Address: Operational Base + offset (0x00f1)

Bit	Attr	Reset Value	Description
7	RW	0x1	VCC9_OV_EN VCC9_OV_EN: VCC9 over voltage function enable 0:disable 1:enable
6:4	RW	0×0	VCC9_UV_SEL VCC9_UV_SEL:VCC9 shut down voltage select, 2.7V~3.4V, step=100mV 000:2.7V; 001:2.8V; 010:2.9V; 011:3.0V 100:3.1V; 101:3.2V; 110:3.3V; 111:3.4V reset by power down or RST
3	RW	0x1	VCC9_LO_ACT VCC9_LO_ACT: VCC9 low voltage action 0: shut down system 1: insert interrupt reset by power down or RST
2:0	RW	0x4	VCC9_LO_SEL VCC9_LO_SEL: VCC9 low voltage threshold,2.8V~3.5V, step=100mV 000:2.8V; 001:2.9V; 010:3.0V; 011:3.1V 100:3.2V; 101:3.3V; 110:3.4V; 111:3.5V reset by power down or RST

PMIC_SYS_CFG1

Address: Operational Base + offset (0x00f2)

Bit	Attr	Reset Value	Description
			CLK32KOUT_EN
			CLK32KOUT_EN: CLK32K output is enable
7	RW	0x1	1. enable
			0. disable
			reset by power down or RST
			TSD_TEMP
_			TSD_TEMP: Thermal shutdown temperature
6	RW	0x0	threshold
			0: 140℃; 1: 160℃
			reset by power down or RST
			HOTDIE_TEMP
			HOTDIE_TEMP: Hot-die temperature
5:4	RW	0x0	threshold
			00:85℃ 01:95℃ 10:105℃ 11:115℃
			reset by power down or RST
			VCC9_OV_SD_EN
3	RW	0x0	VCC9_OV_SD_EN: Shut down the
			BUCK1~5 mosfet if the VCC9 OV happens
			0:Disable 1:Enable
			VCC9_OV_SD_TIME
2	RW	0x0	VCC9_OV_SD_TIME: VCC9 OV comparator
			delay time selection
			0: 8uS 1:30uS
1	RW	0x0	RESV
		5,10	RESV: Reserve
0	RW	W 0x0	RESV
	IXVV		RESV: Reserve

PMIC_SYS_CFG2

Address: Operational Base + offset (0x00f3)

Bit	Attr	Reset Value	Description
7	RW	0×0	ADC_PHASE ADC_PHASE: ADC phase select 0: normal 1: reverse
6	RW	0×1	BUCK5_CLK_SEL BUCK5_CLK_SEL: BUCK5 clock select 0:1Meg 1:2Meg
5	RW	0×0	HK_BG_SUP_SEL HK_BG_SUP_SEL: house keeping band gap supply select 0:VCCRTC 1: Internal LDO
4	RW	0×0	HK_REF_RES_SEL HK_REF_RES_SEL: house keeping reference filter resistor select 0:100% 1:200%

Bit	Attr	Reset Value	Description
3	RW	0x0	HK_REF_LP_EN HK_REF_LP_EN: house keeping reference lower power enable 1. enable 0. disable
2	RW	0x0	RESV RESV: Reserve
1	RW	0x0	VCC9_UV_PRE_DLY VCC9_UV_PRE_DLY: VCC9 under voltage delay time select 0:1.5uS 1:5uS
0	RW	0x0	RESV RESV: Reserve

PMIC_SYS_CFG3

Address: Operational Base + offset (0x00f4)

Bit	Attr	Reset Value	Description
			RST_FUN: reset function selection:
			00: Restart the PMU.
7:6	RW	0x0	01: reset DCDC and LDO. (Do not use this
			mode when SLEEP.)
			1x: Do not use.
			SLP_POL
			SLP_POL: SLEEP pin polarity
5	RW	0x1	0:active low
			1:active high
			reset by power down or RST
		* . * .	SLP_FUN
			SLP_FUN: SLEEP PIN function selection:
4:3	RW	0x0	00: not effect; 01: sleep function;
7.5	IXVV	OXO	10:shutdown function; 11:restart pmu
			function.
			reset by power down or RST
			DEV_RST
			DEV_RST: Write 1 will 'RST' the device.
2	RW	0x0	Note: 'RST' is not only a reset source, but a
			special function defined by 'RST_FUN'
			reset by power down or RST
			DEV_SLP
1	RW	0x0	DEV_SLP: Write 1 will go to SLEEP state.
			reset by power down or RST
			DEV_OFF
0	RW	0x0	DEV_OFF: Write 1 will shutdown the device.
			reset by power down or RST

PMIC_ON_SOURCE

Address: Operational Base + offset (0x00f5)

Bit	Attr	Reset Value	Description
7	RO	0x0	ON_PWRON ON_PWRON: PRESS PWRON to turn on PMU reset by power down or RST, and load this bit after reset.
6	RO	0x0	ON_PLUG_IN ON_PLUG_IN:USB PLUG IN to turn on PMU reset by power down or RST
5	RO	0x0	ON_RTC ON_RTC:RTC timer to turn on PMU reset by power down or RST
4	RO	0x0	RESTART_RESETB RESTART_RESETB:PULL LOW the RESETB PIN to restart the PMU reset by power down or RST
3	RO	0×0	RESTART_PWRON_LP RESTART_PWRON_LP:Long press PWRON to restart the PMU reset by power down or RST
2	RO	0x0	RESTART_SLP RESTART_SLP:SLEEP PIN ACTIVE to restart the PMU reset by power down or RST
1	RW	0x0	RESTART_DEV_RST RESTART_DEV_RST: I2C write DEV_RST to restart PMU reset by power down or RST
0	RO	0x0	RESV RESV: Reserve

PMIC_OFF_SOURCE Address: Operational Base + offset (0x00f6)

Bit	Attr	Reset Value	Description
7	RO	0x0	OFF_SLP OFF_SLP: SLEEP PIN ACTIVE to turn off PMU reset by power down or RST, and load this bit after reset.
6	RO	0×0	OFF_VCC9_OV OFF_VCC9_OV:VCC9 OV to turn off PMU reset by power down or RST, and load this bit after reset.
5	RO	0×0	OFF_TSD OFF_TSD:TSD to turn off PMU reset by power down or RST, and load this bit after reset.
4	RO	0×0	OFF_VCC9_UV OFF_VCC9_UV: VCC9 UV to turn off PMU reset by power down or RST, and load this bit after reset.
3	RO	0x0	OFF_DEV_OFF OFF_DEV_OFF:I2C write DEV_OFF to turn off PMU reset by power down or RST, and load this bit after reset.

Bit	Attr	Reset Value	Description
			OFF_PWRON_LP
			OFF_PWRON_LP: long press PWRON to turn
2	RO	0x0	off PMU
			reset by power down or RST, and load this
			bit after reset.
1	RO	0x0	RESV
1	KO		RESV: Reserve
			OFF_VCC9_LO
			OFF_VCC9_LO:VCC9 Low (if
0	RO	0x0	VCC9_LO_ACT=0)to turn off PMU
			reset by power down or RST, and load this
			bit after reset.

PMIC_PWRON_KEY

Address: Operational Base + offset (0x00f7)

Bit	Attr	Reset Value	Description
			PWRON_ON_TIME
7	RW	OTP	PWRON_ON_TIME:0:500mS; 1:100mS
			default OTP.
			PWRON_LP_ACT
6	RW	0x0	PWRON_LP_ACT: PWRON long press act
١٥	IX V V	UXU	0: turn off
			1: turn off and then restart
			PWRON_LP_OFF_TIME
5:4	RW	0×0	PWRON_LP_OFF_TIME: PWRON long press
J. T	IXVV	0.00	time:
			00: 6s, 01: 8s, 10: 10s, 11: 12s
		0×1	PWRON_LP_TM
3:2	RW		PWRON_LP_TM_SEL<1:0>:PWRON long
3.2	IXVV		press interrupt time selection:
			00: 0.5S 01:1S 10:1.5S 11:2S
1:0		RW 0x2	PWRON_DB_SEL
	DW		PWRON_DB_SEL<1:0>:PWRON interrupt
1.0	IXVV		debounce time selection:
			00: 32uS 01:10mS 10:20mS 11:40mS

PMIC_INT_STS0

Address: Operational Base + offset (0x00f8)

Bit	Attr	Reset Value	Description		
			VCC9_LO_INT		
7	W1C	0x0	VCC9_LO_INT: VCC9 under voltage alarm		
/	VVIC	UXU	event interrupt status.		
			reset by power down or RST.		
		0×0	RTC_PERIOD_INT		
6	W1C		RTC_PERIOD_INT: RTC period event		
	WIC		interrupt.		
			reset by power down or RST.		
		0x0	RTC_ALARM_INT		
5	W1C		RTC_ALARM_INT: RTC alarm event interrupt.		
			reset by power down or RST.		

Bit	Attr	Reset Value	Description			
4	W1C	0×0	HOTDIE_INT HOTDIE_INT: Hot die event interrupt status. reset by power down or RST.			
3	W1C	0x0	PWRON_LP_INT PWRON_LP_INT: PWRON PIN long press event interrupt status. reset by power down or RST.			
2	W1C	0×0	PWRON_INT PWRON_INT: PWRON event interrupt status. reset by power down or RST.			
1	W1C	0×0	PWRON_RISE_INT PWRON_RISE_INT:PWRON rising event interrupt reset by power down or RST.			
0	W1C	0×0	PWRON_FALL_INT PWRON_FALL_INT:PWRON falling event interrupt reset by power down or RST.			

PMIC_INT_MSK0

Address: Operational Base + offset (0x00f9)

Bit	Attr	Reset Value	Description
			VB_LO_IM
7	RW	0×0	VB_LO_IM: Battery under voltage alarm
	IXVV	0.00	event interrupt mask
			reset by power down or RST.
			RTC_PERIOD_IM
6	RW	0x0	RTC_PERIOD_IM: RTC period event interrupt
		OXO	mask
			reset by power down or RST.
			RTC_ALARM_IM
5	RW	0x0	RTC_ALARM_IM: RTC alarm event interrupt
		OXO	mask
			reset by power down or RST.
			HOTDIE_IM
4	RW	0x0	HOTDIE_IM: Hot die event interrupt mask
			reset by power down or RST.
			PWRON_LP_IM
3	RW	0x0	PWRON_LP_IM: PWRON PIN long press
		5,13	event interrupt mask
			reset by power down or RST.
	DW	0x0	PWRON_IM
2	RW		PWRON_IM:PWRON event interrupt mask
			reset by power down or RST.
			PWRON_RISE_INT_IM
1	RW	0x0	PWRON_RISE_INT_IM:PWRON rising event interrupt mask
			· ·
		0x0	reset by power down or RST. PWRON_FALL_INT_IM
			PWRON_FALL_INT_INT PWRON_FALL_INT_IM:PWRON_falling_event
0	RW		interrupt mask
			reset by power down or RST.
			reset by power down or Not.

PMIC_INT_STS1

Address: Operational Base + offset (0x00fa)

Bit	Attr	Reset Value	Description		
7:2	W1C	0x0	RESV		
/:2			RESV: Reserve		
		0x0	PLUG_OUT_INT		
1	W1C		PLUG_OUT_INT: USB plug out event		
1			interrupt		
			reset by power down or RST.		
		/1C 0x0	PLUG_IN_INT		
0	W1C		PLUG_IN_INT: USB plug in event interrupt		
			reset by power down or RST.		

PMIC_INT_MSK1

Address: Operational Base + offset (0x00fb)

Bit	Attr	Reset Value	Description	
7:2	RW	0x0	RESV	
7.2			RESV: Reserve	
		0x0	PLUG_OUT_INT_IM	
1	RW		PLUG_OUT_INT_IM: USB plug out event	
1			interrupt mask	
			reset by power down or RST.	
	RW	0x0	PLUG_IN_INT_IM	
0			PLUG_IN_INT_IM: USB plug in event	
			interrupt mask	
			reset by power down or RST.	

PMIC_INT_STS2

Address: Operational Base + offset (0x00fc)

Bit	Attr	Reset Value	Description		
7:6	RC	0x0	RESV		
7.0	KC .	UXU	RESV: Reserve		
			CLASSD_OCP_INT		
5	W1C	0x0	CLASSD_OCP_INT:CLASS D OCP interrupt.		
			reset by power down or RST.		
			CLASSD_MUTE_DONE		
4	W1C	0x0	CLASSD_MUTE_DONE_INT:CLASSD_MUTE_D		
14	WIC		ONE interrupt.		
			reset by power down or RST.		
		0x0	CODEC_PO_INT		
3	W1C		CODEC_PO_INT: CODEC ANTI-POP DAC		
٥			SMART POWER ON DONE interrupt.		
			reset by power down or RST.		
	W1C	0×0	CODEC_PD_INT		
2			CODEC_PD_INT: CODEC ANTI-POP DAC		
_			SMART POWER OFF DONE interrupt.		
			reset by power down or RST.		

Bit	Attr	Reset Value	Description
1:0	W1C	N I (() X ()	RESV
	WIC C		RESV: Reserve

PMIC_INT_MSK2

Address: Operational Base + offset (0x00fd)

Bit	Attr	Reset Value	Description		
7:6	RW	0x0	RESV		
7.0	FCVV	UXU	RESV: Reserve		
5	RW	0×0	CLASSD_OCP_INT_IM CLASSD_OCP_INT_IM:CLASS D OCP interrupt mask. reset by power down or RST.		
4	RW	0×0	CLASSD_MUTE_DONE_IM CLASSD_MUTE_DONE_IM:CLASSD_MUTE_D ONE interrupt mask. reset by power down or RST.		
3	RW	0×0	CODEC_PO_INT_IM CODEC_PO_INT_IM:CODEC ANTI-POP DAC SMART POWER ON DONE interrupt mask. reset by power down or RST.		
2	RW	0x0	CODEC_PD_INT_IM CODEC_PD_INT_IM:CODEC ANTI-POP DAC SMART POWER OFF DONE interrupt mask. reset by power down or RST.		
1:0	RW	0x0	RESV RESV: Reserve		

PMIC_GPIO_INT_CONFIG

Address: Operational Base + offset (0x00fe)

Bit	Attr	Reset Value	Description		
7:2	DW	0x0	RESV		
7.2	RW		RESV: Reserve		
			INT_POL		
		0×1	INT_POL: INT pin polarity		
1	RW		0: active low		
			1: active high		
			reset by power down or RST.		
	RW	0x0	INT_FC_EN		
			INT_FC_EN: interrupt watchdog function		
0			enable		
			0:disable		
			1:enable		
			reset by power down or RST.		

Chapter 6 Thermal Management

6.1 Overview

For reliability and operability concerns, the absolute maximum junction temperature of RK809 has to be below 125° C.

Depending on the thermal mechanical design (Smartphone, Tablet, Personal Navigation Device, etc), the system thermal management software and worst case thermal applications, the junction temperature might be exposed to higher values than those specified above.

Therefore, it is recommended to perform thermal simulations at device level (Smartphone, Tablet, Personal Navigation Device, etc) with the measured power of the worst case UC of the device.

6.2 Package Thermal Characteristics

Table 6-1 provides the thermal resistance characteristics for the package used on this device.

Table 6-1 Thermal Resistance Characteristics

PACKAGE (QFN7X7-68)	POWER(W)	$ heta_{JA}(^{\circ}C/W)$	$ heta_{JB}(^{\circ}C/W)$	$ heta_{JC}(^{\circ}C/W)$
RK809	2	21.99	12	6.58

Note: The testing PCB is based on 4 layers, $114mm \times 76 mm$, 1.6mm thickness, Ambient temperature is 85° C.