
<mark>1.</mark>

(1)


```
decoder.v
  | ## 44 | 17 | 事 年 | 10 10 10 10 10 10 10 10
     module decoder(bcd,disp);
 2
         input [3:0] bcd;
         output [0:6] disp;
 3
 4
        reg [0:6] display;
 5
 6
        assign disp = ~display;
 7
 8
        always @(*) begin
   9 ⊟
            case (bcd)
            0: display = 7'b111 1110;
10
            1: display = 7'b011_0000;
11
            2: display = 7'b110_1101;
12
13
            3: display = 7'b111_1001;
14
           4: display = 7'b011 0011;
15
           5: display = 7'b101 1011;
16
           6: display = 7'b101 1111;
17
           7: display = 7'b111 0000;
            8: display = 7'b111 1111;
18
            9: display = 7'b111 1011;
19
            default: display = 7'b000 0000;
20
21
            endcase
22
         end
     endmodule
23
24
25
                                                       >
```












(2)

```
decoder.v 🗵 🔷 Compilation Report - decoder 🗵
...
     >>
  1
        module decoder(bcd, disp);
  2
             input [3:0] bcd;
             output [0:6] disp;
  3
  4
            reg [0:6] display;
  5
             assign disp = ~display;
  6
  8
             always @(*) begin
      9
                 case (bcd)
                  0: display = 7'b111_1110;
10
                 0: display = / bill_lile,
1: display = 7'b011_0000;
2: display = 7'b110_1101;
3: display = 7'b111_1001;
4: display = 7'b011_0011;
11
12
13
14
                 5: display = 7'b101_1011;
6: display = 7'b101_1111;
7: display = 7'b101_1111;
15
16
17
                 7: display = 7 bill_0000,

8: display = 7'bill_1111;

9: display = 7'bill_1011;


10: display = 7'bill_0111;
18
19
20
                  11: display = 7'b001_1111;
21
                  12: display = 7'b100_1110;
13: display = 7'b011_1101;
22
23
                  14: display = 7'b100_1111;
24
                  15: display = 7'b100_0111;
default: display = 7'b000_0000;
25
26
27
                  endcase
28
             end
29
      endmodule
```




2.

(1)


```
counter.v 🗵 🔷 Compilation Report - counter 🗵
module counter(clk, reset, enable, qout, tc);
 1
 2
       input clk, reset, enable;
 3
       output reg[3:0] qout;
 4
       output tc;
 5
       always @(posedge clk or negedge reset) begin
 6
   7
         if(~reset) gout <= 0;</pre>
          else if(enable) qout <= qout + 1;</pre>
 8
 9
        end
10
11
       assign tc = enable && (qout == 4'b1111);
12
     endmodule
13
```




(2)




enable, reset 입력이 1일 때 clk 신호를 주니 qout이 1부터 증가하기 시작함



enable, reset 입력이 1일 때 clk 신호를 주니 qout이 1씩 증가함



qout이 4'b1111이고 enable이 1일 때 tc가 1이 됨




qout이 4'b1111이고 enable이 0일 때 tc가 0이 됨


## <mark>3.</mark>

(1)

```
moore.v
module moore(clk,reset,in,out);
 1
 2
        input clk, reset, in;
 3
        output out;
 4
        reg[2:0] state,ns;
 5
        localparam a=0, b=1, c=2, d=3, e=4;
 6
 7
        always @(posedge clk, negedge reset) begin
    8
          if(~reset) state <= 0;</pre>
 9
          else state <= ns;</pre>
10
        end
11
12
    always @(*) begin
13
          case (state)
    14
           a: if(in) ns = b; else ns = a;
          b: if(in) ns = c; else ns = a;
15
          c: if(in) ns = d; else ns = a;
16
17
           d: if(in) ns = e; else ns = a;
18
           e: if(in) ns = e; else ns = a;
19
          default: ns = 3'bx;
20
           endcase
21
        end
22
23
        assign out = (state == e);
24
     endmodule
25
```



(2)



연속 4번 1을 입력해야지만 out이 1이 됨

## 4

이번 실습과제로 FPGA를 다루기 위한 전반적인 기초학습을 했고 앞으로의 내용이 더욱 어려워질 것 같다.