
<mark>1.</mark>

(1)

```
module lcd_controller(clk, reset, start, RS, data, done, LCD_RS, LCD_RW, LCD_E, LCD_data);
 2
         input clk;
 3
         input reset, start;
 4
         input RS;
 5
         input [7:0] data;
 6
         output done;
         output LCD_RS,LCD_RW,LCD_E;
 7
 8
         output [7:0] LCD_data;
 9
10
         reg [2:0] state;
11
         reg [3:0] count;
12
         localparam S0=0, S1=1, S2=2, S3=4, S4=3;
13
         localparam PW E = 12;
14
         assign LCD RS = RS;
15
         assign LCD RW = 1'b0;
16
         assign LCD_data = data;
17
         always @(posedge clk or posedge reset) begin
if (reset) state <= S0;</pre>
18
    19
20
         else
21
    case (state)
22
                S0: if (start) state <= S1;
23
                S1: state <= S2;
24
                S2: begin state <= S3; count <= PW_E - 1; end
                S3: if (count == \frac{1}{2}) begin state<= \frac{1}{2}4; count <= \frac{1}{2}; end
25
26
                  else count <= count - 1;
27
                S4: state <= S0;
28
                default: state <= S0;</pre>
29
            endcase
30
31
32
         assign LCD E = (state==S3);
         assign done = (state==S4);
33
         endmodule
34
```

-FPGA는 CPU가 없으므로 LCD controller 모듈이 제어신호로 하드웨어처럼 작동한다.

(2)



(1)

기능		bit	1	0
clear display	화면을 지우고	., 커서 Home으로		
return home	화면은 그대로	, 커서만 Home으로		
entry mode set	I/D(inc/dec)	커서이동방향	증가	감소
	S (shift)	화면이동(data 입력 시)	on	off
display on/off control	D (display)	화면 표시	on	off
	C (cursor)	커서 표시	on	off
	B (blinking)	깜박임	on	off
display or cursor shift	S/C	이동 대상	screen	cursor
	R/L	이동 방향	right	left
function set	DL data length		8-bit	4-bit
	N	number of display	2	1
	F	font size	5 x 10	5 x 7

1. 전원공급 50ms 후에 LCD 모듈이 reset이 완료됨
2. Function set 명령 설정 (command = 001xxx00)
3. Display on/off 명령 설정 (command = 00001xxx)
4. Entry mode set 명령 설정 (command = 000001xx)
5. DD RAM address 설정 (command = 1aaaaaaa)

문자 데이터를 write하면 화면에 출력됨 (write할 때마다 address counter가 이동됨)

(2)


```
module textlcd(CLOCK 50, KEY, LCD RS, LCD RW, LCD EN, LCD DATA, LCD ON, LCD BLON, LEDR);
 2
        input CLOCK 50;
        input [3:0] KEY;
 3
 4
        output LCD RS, LCD RW, LCD EN;
        output [7:0] LCD_DATA;
 5
        output LCD ON, LCD BLON;
 7
        output [0:\overline{0}] LEDR;
 8
 9
        wire start, RS, done;
10
        wire [7:0] data;
11
12
        wire clk 50 = CLOCK 50;
        wire reset = ~KEY[0];
13
14
15
        lcd_test u1 (clk_50, reset, start, RS, data, done);
16
        lcd controller u2 (clk 50, reset, start, RS, data, done, LCD RS, LCD RW, LCD EN, LCD DATA);
17
18
        assign LCD ON = 1'b1;
19
        assign LCD BLON = 1'b1;
20
        assign LEDR[0] = 1'b1;
21
     endmodule
22
23
     module lcd test(clk, reset, start, RS, data, done);
24
        input clk;
25
        input reset;
26
        output start, RS;
27
        output [7:0] data;
28
        input done;
29
30
        reg [5:0] index;
31
        reg [7:0] data;
32
        reg [1:0] state;
33
        reg [17:0] count;
34
        reg delay;
```

```
reg RS, halt;
 36
          wire start;
 37
 38
          localparam DELAY0 = 40 000/20,
 39
                     DELAY1 = 4_{100}000/20;
          localparam INIT = 0;
 40
 41
          localparam LINE1 = INIT + 4;
 42
          localparam LINE2 = LINE1 + 11;
          localparam LAST = LINE2 + 12;
localparam S0=0, S1=1, S2=2, S3=3;
 43
 44
 45
 46
     always @(posedge clk or posedge reset) begin
 47
             if (reset) begin state <= S0; count <= 0;</pre>
     48
                                    index <= INIT; end
 49
             else begin
 50
                case (state)
    51
                   S0: if (~halt) state <= S1;
 52
                   S1: state <= S2;
 53
                   S2: if (done) begin
 54
                          state <= S3;
                          index <= index + 1;
 55
                          if (delay) count <= DELAY1;</pre>
 56
 57
                          else count <= DELAY0;
 58
                       end
 59
                    S3: if (count==0) state <= S0;
                        else count <= count - 1;
 60
 61
                    default: state <= 0;</pre>
 62
                endcase
 63
             end
          end
 64
 65
          assign start = (state== S1);
 66
 67
          always @* begin
 68 FI
             data = " ";
 69
             halt = 0;
 70
71
             delay = 0;
72
             RS = 1;
73
    case (index)
 74
                INIT: begin data=8'b0011_1100; RS=0; delay=1; end
                INIT+1: begin data=8'b0000 1100; RS=0; delay=1; end
INIT+2: begin data=8'b0000 0110; RS=0; delay=1; end
 75
 76
                INIT+3: begin data=8'b0000 0001; RS=0; delay=1; end
77
78
79
                LINE1: begin data=8'b1000 0000; RS=0; end
80
                LINE1+1: data = "2";
                LINE1+2: data = "0";
81
82
                LINE1+3: data = "1";
                LINE1+4: data = "7";
 83
                LINE1+5: data = "2";
 84
                LINE1+6: data = "5";
85
                LINE1+7: data = "3";
86
                LINE1+8: data = "0";
87
88
                LINE1+9: data = "4";
                LINE1+10: data = "1";
89
90
                LINE2: begin data=8'b1100 0000; RS=0; end
91
 92
                LINE2+1: data = "H";
                LINE2+2: data = "o";
 93
                LINE2+3: data = "n";
94
                LINE2+4: data = "g";
95
                LINE2+5: data = "S";
96
97
                LINE2+6: data = "u";
                LINE2+7: data = "n";
98
99
                LINE2+8: data = "g";
100
                LINE2+9: data = "W";
                LINE2+10: data = "o";
101
102
                LINE2+11: data = "o";
```

35

```
103
                LAST: halt=1;
                default: halt=1;
104
 105
             endcase
 106
          end
107
      endmodule
 108
 109
      module lcd_controller(clk, reset, start, RS, data, done, LCD_RS, LCD_RW, LCD_E, LCD_data);
          input clk;
110
111
          input reset, start;
          input RS;
112
 113
          input [7:0] data;
114
          output done;
          output LCD_RS, LCD_RW, LCD_E;
115
116
          output [7:0] LCD_data;
 117
118
          reg [2:0] state;
          reg [3:0] count;
119
 120
          localparam S0=0, S1=1, S2=2, S3=4, S4=3;
121
          localparam PW E = 12;
122
          assign LCD_RS = RS;
123
          assign LCD RW = 1'b0;
124
          assign LCD data = data;
 125
          always @(posedge clk or posedge reset) begin
126 ⊟
127
          if (reset) state <= S0;</pre>
 128
          else
             case (state)
129
     П
130
                S0: if (start) state <= S1;
131
                S1: state <= S2;
132
                S2: begin state <= S3; count <= PW E - 1; end
                S3: if (count == 0) begin state<= \overline{S4}; count <= 0; end
133
                  else count <= count - 1;
134
135
                S4: state <= S0;
136
                default: state <= S0;</pre>
137
                endcase
138
            end
139
140
            assign LCD E = (state==S3);
141
            assign done = (state==S4);
142
            endmodule
143
```

Named: * × 🔾	med: * V 🐇 Edit: 📈 🗸					Filter: Pins: all ▼	
Node Name	Direction	Location	I/O Bank	VREF Group	Fitter Location	I/O Standard	
L_ CLOCK_50	Input	PIN_Y2	2	B2_N0	PIN_J1	2.5 V (default)	
in_ KEY[3]	Input	PIN_R24	5	B5_N0	PIN_G8	2.5 V (default)	
<u> </u>	Input	PIN_N21	6	B6_N2	PIN_AE4	2.5 V (default)	
KEY[1]	Input	PIN_M21	6	B6_N1	PIN_A6	2.5 V (default)	
<u> </u> KEY[0]	Input	PIN_M23	6	B6_N2	PIN_Y2	2.5 V (default)	
SUBLON LCD_BLON	Output	PIN_L6	1	B1_N2	PIN_G12	2.5 V (default)	
ut LCD_DATA[7]	Output	PIN_M5	1	B1_N2	PIN_K8	2.5 V (default)	
ut LCD_DATA[6]	Output	PIN_M3	1	B1_N1	PIN_N3	2.5 V (default)	
LCD_DATA[5]	Output	PIN_K2	1	B1_N1	PIN_M5	2.5 V (default)	
ut LCD_DATA[4]	Output	PIN_K1	1	B1_N1	PIN_L7	2.5 V (default)	
ut LCD_DATA[3]	Output	PIN_K7	1	B1_N1	PIN_N4	2.5 V (default)	
ut LCD_DATA[2]	Output	PIN_L2	1	B1_N2	PIN_J7	2.5 V (default)	
ut LCD_DATA[1]	Output	PIN_L1	1	B1_N2	PIN_M7	2.5 V (default)	
ut lcd_data[0]	Output	PIN_L3	1	B1_N1	PIN_K7	2.5 V (default)	
º LCD_EN	Output	PIN_L4	1	B1_N1	PIN_L8	2.5 V (default)	
ºº LCD_ON	Output	PIN_L5	1	B1_N1	PIN_C16	2.5 V (default)	
º LCD_RS	Output	PIN_M2	1	B1_N2	PIN_L6	2.5 V (default)	
º LCD_RW	Output	PIN_M1	1	B1_N2	PIN_B26	2.5 V (default)	
ut LEDR[0]	Output	PIN_G19	7	B7_N2	PIN_V2	2.5 V (default)	
< <new node="">></new>							



(3)

```
module textlcd(CLOCK 50, sort, KEY, LCD RS, LCD RW, LCD EN, LCD DA ^
 2
        input CLOCK 50;
 3
        input sort;
        input [3:0] KEY;
 4
 5
        output LCD RS, LCD RW, LCD EN;
        output [7:0] LCD DATA;
 6
        output LCD_ON, LCD BLON;
 7
 8
        output [0:0] LEDR;
 9
10
        wire start, RS, done;
11
        wire [7:0] data;
12
13
        wire clk 50 = CLOCK 50;
        wire reset = ~KEY[0];
14
15
        lcd test u1 (clk 50, sort, reset, start, RS, data, done);
16
        lcd controller u2 (clk 50, reset, start, RS, data, done, LCD RS
17
18
19
        assign LCD ON = 1'b1;
20
        assign LCD BLON = 1'b1;
        assign LEDR[0] = 1'b1;
21
22
     endmodule
23
24
     module lcd test(clk, sort, reset, start, RS, data, done);
25
        input clk;
        input sort;
26
```

-> (2)번 소스코드에서 sort만 부분부분 추가해줬다.


```
81
                       if(sort) begin data=8'b1000 0110; RS=0; end
82
                        else begin data=8'b1000 0000; RS=0; end
              LINE1+1: data = "2";
83
              LINE1+2: data = "0";
84
              LINE1+3: data = "1";
85
86
              LINE1+4: data = "7";
87
              LINE1+5: data = "2";
88
              LINE1+6: data = "5";
89
              LINE1+7: data = "3";
90
              LINE1+8: data = "0";
              LINE1+9: data = "4";
91
92
              LINE1+10: data = "1";
93
94
                       if(sort) begin data=8'b1100 0101; RS=0; end
              LINE2:
95
                       else begin data=8'b1100 0000; RS=0; end
```

-> (2)번 소스코드에서 sort만 부분부분 추가해줬고, LINE2에선 이름이 11자리여서 뒤에 7bit를 45에서 시작할 수 있도록 설정해줬다.

º LEDR[0]	Output	PIN_G19	7	B7_N2	PIN_G19	2.5 V (defau
in_ sort	Input	PIN_Y23	5	B5_N2	PIN_Y23	2.5 V (defau
< <new node="">></new>						V

-> sort를 SW[17]로 설정해줬다. (교수님이 과제에선 SW[0]으로 설정하라고 하셨지만 SW[17]으로 설정하는 것이 더 보기 편했습니다. 죄송합니다(응)

< SW[17]을 내렸을 때 >



< SW[17]을 올렸을 때 >

