

< 실습과제 8 >

2017253041 홍성우

1..


(1)

```
div1.v
Compilation Report -

1 module div1(clk,reset,start,word1,word2,quotient,remainder,ready);
2   input clk,reset,start;
3   input [7:0] word1;
4   input [3:0] word2;
5   output [3:0] quotient,remainder;
6   output ready;
7
8   wire load,shift,subshift,lt;
9
10  datapath u1(clk,~reset,load,shift,subshift,word1,word2,quotient,remainder,lt);
11  controller u2(clk,~reset,start,lt,load,shift,subshift,ready);
12 endmodule
13
14 module datapath (clk,reset,load,shift,subshift,word1,word2,quotient,remainder,lt);
15   input clk,reset,load,shift,subshift;
16   input [7:0] word1;
17   input [3:0] word2;
18   output [3:0] quotient,remainder;
19   output lt;
20
21   reg [7:0] dividend;
22   reg [3:0] divisor;
23   wire [4:0] diff;
24   wire lt;
25
26   assign diff = dividend[7:3] - divisor;
27   assign lt = diff[4];
28
29   assign quotient = dividend[3:0];
30   assign remainder = dividend[7:4];
31
32   always @(posedge clk or posedge reset) begin
33     if(reset) begin dividend <= 0; divisor <= 0; end
34     else if(load) begin
```

```
div1.v
Compilation Report - div1

35     dividend <= word1;
36     divisor <= word2;
37   end
38   else if(shift)
39     dividend <= {dividend[6:0],1'b0};
40   else if(subshift)
41     dividend <= {diff[3:0],dividend[2:0],1'b1};
42   end
43 endmodule
44
45 module controller(clk,reset,start,lt,load,shift,subshift,ready);
46   input clk,reset,start,lt;
47   output load,shift,subshift,ready;
48
49   reg overflow;
50   reg state;
51   reg [1:0] count;
52   localparam s0 = 0, s1 = 1;
53
54   always @(posedge clk or posedge reset)
55     if(reset) begin state <= s0; count <= 0; end
56     else
57       case(state)
58         s0: if(start) begin state <= s1; count <= 3; end
59         s1: if(count == 0) state <= s0;
60             else count <= count - 1;
61       endcase
62
63   assign load = (state == s0) && start;
64   assign shift = (state == s1) && lt;
65   assign subshift = (state == s1) && ~lt;
66   assign ready = (state == s0) && ~reset;
67 endmodule
```



(2)

Node Name	Direction	Location	I/O Bank	VREF Group	Fitter Location	I/O Standard
clk	Input	PIN_M23	6	B6_N2	PIN_J1	2.5 V (default)
quotient[3]	Output	PIN_G21	7	B7_N1	PIN_W8	2.5 V (default)
quotient[2]	Output	PIN_G22	7	B7_N2	PIN_AA5	2.5 V (default)
quotient[1]	Output	PIN_G20	7	B7_N1	PIN_V8	2.5 V (default)
quotient[0]	Output	PIN_H21	7	B7_N2	PIN_AE1	2.5 V (default)
ready	Output	PIN_E21	7	B7_N0	PIN_U8	2.5 V (default)
remainder[3]	Output	PIN_F21	7	B7_N0	PIN_W7	2.5 V (default)
remainder[2]	Output	PIN_E19	7	B7_N0	PIN_Y7	2.5 V (default)
remainder[1]	Output	PIN_F19	7	B7_N0	PIN_Y5	2.5 V (default)
remainder[0]	Output	PIN_G19	7	B7_N2	PIN_Y6	2.5 V (default)
reset	Input	PIN_R24	5	B5_N0	PIN_Y2	2.5 V (default)
start	Input	PIN_Y23	5	B5_N2	PIN_AA6	2.5 V (default)
word1[7]	Input	PIN_AA24	5	B5_N2	PIN_W4	2.5 V (default)
word1[6]	Input	PIN_AB23	5	B5_N2	PIN_U7	2.5 V (default)
word1[5]	Input	PIN_AB24	5	B5_N2	PIN_AB4	2.5 V (default)
word1[4]	Input	PIN_AC24	5	B5_N2	PIN_V6	2.5 V (default)
word1[3]	Input	PIN_AB25	5	B5_N1	PIN_AA7	2.5 V (default)
word1[2]	Input	PIN_AC25	5	B5_N2	PIN_V5	2.5 V (default)
word1[1]	Input	PIN_AB26	5	B5_N1	PIN_W3	2.5 V (default)
word1[0]	Input	PIN_AD26	5	B5_N2	PIN_V7	2.5 V (default)
word2[3]	Input	PIN_AD27	5	B5_N2	PIN_AE3	2.5 V (default)
word2[2]	Input	PIN_AC27	5	B5_N2	PIN_AE2	2.5 V (default)
word2[1]	Input	PIN_AC28	5	B5_N2	PIN_AF2	2.5 V (default)
word2[0]	Input	PIN_AB28	5	B5_N1	PIN_AC5	2.5 V (default)
<<new node>>						

start -> SW[17]

reset -> KEY[3]






clk -> KEY[0]

ready -> LEDG[0]

word1 -> SW[13] ~ SW[6]

word2 -> SW[3] ~ SW[0]





->  $144 / 11 = 13 \dots 1$

2.

(1)

```


div2.v



Compilation Report - div2



```

1 module div2(clk,reset,start,word1,word2,quotient,remainder,ready);
2   input clk,reset,start;
3   input [7:0] word1;
4   input [3:0] word2;
5   output [3:0] quotient,remainder;
6   output ready;
7
8   wire load,shift,sub,subshift,lt;
9
10  datapath u1(clk,~reset,load,shift,subshift,ready,word1,word2,quotient,remainder,lt);
11  controller u2(clk,~reset,start,lt,load,shift,subshift,ready);
12 endmodule
13
14 module datapath (clk,reset,load,shift,subshift,ready,word1,word2,quotient,remainder,lt);
15   input clk,reset,load,shift,subshift,ready;
16   input [7:0] word1;
17   input [3:0] word2;
18   output [3:0] quotient,remainder;
19   output lt;
20
21   reg [7:0] dividend;
22   reg [3:0] divisor;
23   reg sign;
24   wire [4:0] diff;
25   wire lt;
26   wire [4:0] edivisor;
27   wire [4:0] edividend;
28   wire [4:0] diff2;
29
30   assign edivisor = {divisor[3], divisor};
31   assign diff = (dividend[7] ^ divisor[3]) ?
32     (dividend[7:3] + edivisor) : (dividend[7:3] - edivisor);
33   assign lt = (dividend[7] ^ diff[4]) && (diff != 4'b0);
34   assign quotient = sign ? -dividend[3:0] : dividend[3:0];

```


```

```


div2.v



```

35   assign remainder = dividend[7:4];
36
37   always @(posedge clk or posedge reset) begin
38     if(reset) begin dividend <= 0; divisor <= 0; end
39     else if(load) begin
40       dividend <= word1;
41       divisor <= word2;
42       sign <= word1[7] ^ word2[3];
43     end
44     else if(shift)
45       dividend <= {dividend[6:0],1'b0};
46     else if(subshift)
47       dividend <= {diff[3:0],dividend[2:0],1'b1};
48     end
49 endmodule
50
51 module controller(clk,reset,start,lt,load,shift,subshift,ready);
52   input clk,reset,start,lt;
53   output load,shift,subshift,ready;
54
55   reg overflow;
56   reg state;
57   reg [1:0] count;
58   localparam s0 = 0, s1 = 1;
59
60   always @(posedge clk or posedge reset) begin
61     if(reset) begin state <= s0; count <= 0; end
62     else
63       case(state)
64         s0: if(start) begin state <= s1; count <= 3; end
65         s1: if(count == 0) state <= s0;
66             else count <= count - 1;
67       endcase
68   end

```


```




```


69 L
70     assign load = (state == s0) && start;
71     assign shift = (state == s1) && lt;
72     assign subshift = (state == s1) && ~lt;
73     assign ready = (state == s0) && ~reset;
74 endmodule
75

```

(양수/양수) -> (16 / 5 = 3 ...1)



(양수/음수) -> (16 / -5 = -3 ...1)



Simulation Waveform Editor - [div2.sim.vwf (Read-Only)]

File Edit View Simulation Help

Search altera.com

Master Time Bar: 0 ps Pointer: 696.07 ns Interval: 696.07 ns Start: End:

Name	Value at 0 ps
clk	B 0
ready	B X
> quotient	B XXXX
> remain...	B XXXX
reset	B 0
start	B 0
> word1	B 00000000
> word2	B 0000

0 ps 80.0 ns 160.0 ns 240.0 ns 320.0 ns 400.0 ns 480.0 ns 560.0 ns 640.0 ns 720.0 ns 800.0 ns 880.0 ns 960.0 ns

0 ps

0 ps

0000 0001 0011

0000 1111 1110 1100 1101 1111






0000 11110000 00000000

0000 1011 0000

0% 00:00:00

Named: *		Edit:	Filter: Pins: all			
Node Name	Direction	Location	I/O Bank	VREF Group	Fitter Location	I/O Standard
clk	Input	PIN_M23	6	B6_N2	PIN_J1	2.5 V (default)
quotient[3]	Output	PIN_G21	7	B7_N1	PIN_AF3	2.5 V (default)
quotient[2]	Output	PIN_G22	7	B7_N2	PIN_AD4	2.5 V (default)
quotient[1]	Output	PIN_G20	7	B7_N1	PIN_AD7	2.5 V (default)
quotient[0]	Output	PIN_H21	7	B7_N2	PIN_AE6	2.5 V (default)
ready	Output	PIN_E21	7	B7_N0	PIN_AE5	2.5 V (default)
remainder[3]	Output	PIN_F21	7	B7_N0	PIN_AF4	2.5 V (default)
remainder[2]	Output	PIN_E19	7	B7_N0	PIN_AD5	2.5 V (default)
remainder[1]	Output	PIN_F19	7	B7_N0	PIN_AE4	2.5 V (default)
remainder[0]	Output	PIN_G19	7	B7_N2	PIN_AG3	2.5 V (default)
reset	Input	PIN_R24	5	B5_N0	PIN_Y2	2.5 V (default)
start	Input	PIN_Y23	5	B5_N2	PIN_AF5	2.5 V (default)
word1[7]	Input	PIN_AB24	5	B5_N2	PIN_AC4	2.5 V (default)
word1[6]	Input	PIN_AC24	5	B5_N2	PIN_AG4	2.5 V (default)
word1[5]	Input	PIN_AB25	5	B5_N1	PIN_AD8	2.5 V (default)
word1[4]	Input	PIN_AC25	5	B5_N2	PIN_AF6	2.5 V (default)
word1[3]	Input	PIN_AB26	5	B5_N1	PIN_AC7	2.5 V (default)
word1[2]	Input	PIN_AD26	5	B5_N2	PIN_AB9	2.5 V (default)
word1[1]	Input	PIN_AC26	5	B5_N2	PIN_AH3	2.5 V (default)
word1[0]	Input	PIN_AB27	5	B5_N1	PIN_AH4	2.5 V (default)
word2[3]	Input	PIN_AD27	5	B5_N2	PIN_Y10	2.5 V (default)
word2[2]	Input	PIN_AC27	5	B5_N2	PIN_AC5	2.5 V (default)
word2[1]	Input	PIN_AC28	5	B5_N2	PIN_AB5	2.5 V (default)
word2[0]	Input	PIN_AB28	5	B5_N1	PIN_AB6	2.5 V (default)





-> 16 / -5 = -3 .... 1

start -> SW[17]

reset -> KEY[3]

clk -> KEY[0]

ready -> LEDG[0]

word1 -> SW[11] ~ SW[4]

word2 -> SW[3] ~ SW[0]