< 실습과제 9 >

2017253041 홍성우

1.

(1)

```
module lcd_controller(clk, reset, start, RS, data, done, LCD_RS, LCD_RW, LCD_E, LCD_data);
   input clk;
   input reset, start;
   input RS;
   input [7:0] data;
   output done;
   output LCD_RS,LCD_RW,LCD_E;
   output [7:0] LCD_data;

   reg [2:0] state;
   reg [3:0] count;
   localparam S0=0, S1=1, S2=2, S3=4, S4=3;
   localparam PW_E = 12;
   assign LCD_RS = RS;
   assign LCD_RW = 1'b0;
   assign LCD_data = data;

   always @(posedge clk or posedge reset) begin
   if (reset) state <= S0;
   else
      case (state)
         S0: if (start) state <= S1;
         S1: state <= S2;
         S2: begin state <= S3; count <= PW_E - 1; end
         S3: if (count == 0) begin state<= S4; count <= 0; end
            else  count <= count - 1;
         S4: state <= S0;
         default: state <= S0;
      endcase
   end

   assign LCD_E = (state==S3);
   assign done = (state==S4);
   endmodule
```

-FPGA는 CPU가 없으므로 LCD controller 모듈이 제어신호로 하드웨어처럼 작동한다.

(2)



2.

(1)

| 기능 | bit | | 1 | 0 |
|---|---|---|---|---|
| clear display | 화면을 지우고, 커서 Home으로 | | | |
| return home | 화면은 그대로, 커서만 Home으로 | | | |
| entry mode set | I/D(inc/dec) | 커서이동방향 | 증가 | 감소 |
| | S (shift) | 화면이동(data 입력 시) | on | off |
| display on/off control | D (display) | 화면 표시 | on | off |
| | C (cursor) | 커서 표시 | on | off |
| | B (blinking) | 깜박임 | on | off |
| display or cursor shift | S/C | 이동 대상 | screen | cursor |
| | R/L | 이동 방향 | right | left |
| function set | DL | data length | 8-bit | 4-bit |
| | N | number of display | 2 | 1 |
| | F | font size | 5 x 10 | 5 x 7 |

1. 전원공급 50ms 후에 LCD 모듈이 reset이 완료됨
2. Function set 명령 설정 (command = 001xxx00)
3. Display on/off 명령 설정 (command = 00001xxx)
4. Entry mode set 명령 설정 (command = 000001xx)
5. DD RAM address 설정 (command = 1aaaaaaa)

문자 데이터를 write하면 화면에 출력됨
(write할 때마다 address counter가 이동됨)

(2)

```
1  module textlcd(CLOCK_50, KEY, LCD_RS, LCD_RW, LCD_EN, LCD_DATA, LCD_ON, LCD_BLON, LEDR);
2     input CLOCK_50;
3     input [3:0] KEY;
4     output LCD_RS, LCD_RW, LCD_EN;
5     output [7:0] LCD_DATA;
6     output LCD_ON, LCD_BLON;
7     output [0:0] LEDR;
8
9     wire start, RS, done;
10    wire [7:0] data;
11
12    wire clk_50 = CLOCK_50;
13    wire reset = ~KEY[0];
14
15    lcd_test u1 (clk_50, reset, start, RS, data, done);
16    lcd_controller u2 (clk_50, reset, start, RS, data, done, LCD_RS, LCD_RW, LCD_EN, LCD_DATA);
17
18    assign LCD_ON = 1'b1;
19    assign LCD_BLON = 1'b1;
20    assign LEDR[0] = 1'b1;
21 endmodule
22
23 module lcd_test(clk, reset, start, RS, data, done);
24    input clk;
25    input reset;
26    output start, RS;
27    output [7:0] data;
28    input done;
29
30    reg [5:0] index;
31    reg [7:0] data;
32    reg [1:0] state;
33    reg [17:0] count;
34    reg delay;
```

```
35      reg RS, halt;
36      wire start;
37
38      localparam DELAY0 = 40_000/20,
39                 DELAY1 = 4_100_000/20;
40      localparam INIT = 0;
41      localparam LINE1 = INIT + 4;
42      localparam LINE2 = LINE1 + 11;
43      localparam LAST = LINE2 + 12;
44      localparam S0=0, S1=1, S2=2, S3=3;
45
46      always @(posedge clk or posedge reset) begin
47         if (reset) begin state <= S0; count <= 0;
48                          index <= INIT; end
49         else begin
50            case (state)
51               S0: if (~halt) state <= S1;
52               S1: state <= S2;
53               S2: if (done) begin
54                     state <= S3;
55                     index <= index + 1;
56                     if (delay) count <= DELAY1;
57                     else count <= DELAY0;
58                  end
59               S3: if (count==0) state <= S0;
60                   else count <= count - 1;
61               default: state <= 0;
62            endcase
63         end
64      end
65
66      assign start = (state== S1);
67
68      always @* begin
```

```
69         data = " ";
70         halt = 0;
71         delay = 0;
72         RS = 1;
73         case (index)
74            INIT: begin data=8'b0011_1100; RS=0; delay=1; end
75            INIT+1:  begin data=8'b0000_1100; RS=0; delay=1; end
76            INIT+2:  begin data=8'b0000_0110; RS=0; delay=1; end
77            INIT+3:  begin data=8'b0000_0001; RS=0; delay=1; end
78
79            LINE1:   begin data=8'b1000_0000; RS=0; end
80            LINE1+1: data = "2";
81            LINE1+2: data = "0";
82            LINE1+3: data = "1";
83            LINE1+4: data = "7";
84            LINE1+5: data = "2";
85            LINE1+6: data = "5";
86            LINE1+7: data = "3";
87            LINE1+8: data = "0";
88            LINE1+9: data = "4";
89            LINE1+10: data = "1";
90
91            LINE2:   begin data=8'b1100_0000; RS=0; end
92            LINE2+1: data = "H";
93            LINE2+2: data = "o";
94            LINE2+3: data = "n";
95            LINE2+4: data = "g";
96            LINE2+5: data = "S";
97            LINE2+6: data = "u";
98            LINE2+7: data = "n";
99            LINE2+8: data = "g";
100           LINE2+9: data = "W";
101           LINE2+10: data = "o";
102           LINE2+11: data = "o";
```

```
103             LAST: halt=1;
104             default: halt=1;
105         endcase
106     end
107 endmodule
108
109 module lcd_controller(clk, reset, start, RS, data, done, LCD_RS, LCD_RW, LCD_E, LCD_data);
110     input clk;
111     input reset, start;
112     input RS;
113     input [7:0] data;
114     output done;
115     output LCD_RS,LCD_RW,LCD_E;
116     output [7:0] LCD_data;
117
118     reg [2:0] state;
119     reg [3:0] count;
120     localparam S0=0, S1=1, S2=2, S3=4, S4=3;
121     localparam PW_E = 12;
122     assign LCD_RS = RS;
123     assign LCD_RW = 1'b0;
124     assign LCD_data = data;
125
126     always @(posedge clk or posedge reset) begin
127     if (reset) state <= S0;
128     else
129        case (state)
130           S0: if (start) state <= S1;
131           S1: state <= S2;
132           S2: begin state <= S3; count <= PW_E - 1; end
133           S3: if (count == 0) begin state<= S4; count <= 0; end
134              else  count <= count - 1;
135           S4: state <= S0;
136           default: state <= S0;
137        endcase
138     end
139
140     assign LCD_E = (state==S3);
141     assign done = (state==S4);
142     endmodule
143
```

Named: * Edit: Filter: Pins: all

| Node Name | Direction | Location | I/O Bank | VREF Group | Fitter Location | I/O Standard |
|---|---|---|---|---|---|---|
| CLOCK_50 | Input | PIN_Y2 | 2 | B2_N0 | PIN_J1 | 2.5 V (default) |
| KEY[3] | Input | PIN_R24 | 5 | B5_N0 | PIN_G8 | 2.5 V (default) |
| KEY[2] | Input | PIN_N21 | 6 | B6_N2 | PIN_AE4 | 2.5 V (default) |
| KEY[1] | Input | PIN_M21 | 6 | B6_N1 | PIN_A6 | 2.5 V (default) |
| KEY[0] | Input | PIN_M23 | 6 | B6_N2 | PIN_Y2 | 2.5 V (default) |
| LCD_BLON | Output | PIN_L6 | 1 | B1_N2 | PIN_G12 | 2.5 V (default) |
| LCD_DATA[7] | Output | PIN_M5 | 1 | B1_N2 | PIN_K8 | 2.5 V (default) |
| LCD_DATA[6] | Output | PIN_M3 | 1 | B1_N1 | PIN_N3 | 2.5 V (default) |
| LCD_DATA[5] | Output | PIN_K2 | 1 | B1_N1 | PIN_M5 | 2.5 V (default) |
| LCD_DATA[4] | Output | PIN_K1 | 1 | B1_N1 | PIN_L7 | 2.5 V (default) |
| LCD_DATA[3] | Output | PIN_K7 | 1 | B1_N1 | PIN_N4 | 2.5 V (default) |
| LCD_DATA[2] | Output | PIN_L2 | 1 | B1_N2 | PIN_J7 | 2.5 V (default) |
| LCD_DATA[1] | Output | PIN_L1 | 1 | B1_N2 | PIN_M7 | 2.5 V (default) |
| LCD_DATA[0] | Output | PIN_L3 | 1 | B1_N1 | PIN_K7 | 2.5 V (default) |
| LCD_EN | Output | PIN_L4 | 1 | B1_N1 | PIN_L8 | 2.5 V (default) |
| LCD_ON | Output | PIN_L5 | 1 | B1_N1 | PIN_C16 | 2.5 V (default) |
| LCD_RS | Output | PIN_M2 | 1 | B1_N2 | PIN_L6 | 2.5 V (default) |
| LCD_RW | Output | PIN_M1 | 1 | B1_N2 | PIN_B26 | 2.5 V (default) |
| LEDR[0] | Output | PIN_G19 | 7 | B7_N2 | PIN_V2 | 2.5 V (default) |
| <<new node>> | | | | | | |




(3)

```
1   module textlcd(CLOCK_50, sort, KEY, LCD_RS, LCD_RW, LCD_EN, LCD_DA
2      input CLOCK_50;
3      input sort;
4      input [3:0] KEY;
5      output LCD_RS, LCD_RW, LCD_EN;
6      output [7:0] LCD_DATA;
7      output LCD_ON, LCD_BLON;
8      output [0:0] LEDR;
9
10     wire start, RS, done;
11     wire [7:0] data;
12
13     wire clk_50 = CLOCK_50;
14     wire reset = ~KEY[0];
15
16     lcd_test u1 (clk_50, sort, reset, start, RS, data, done);
17     lcd_controller u2 (clk_50, reset, start, RS, data, done, LCD_RS
18
19     assign LCD_ON = 1'b1;
20     assign LCD_BLON = 1'b1;
21     assign LEDR[0] = 1'b1;
22  endmodule
23
24  module lcd_test(clk, sort, reset, start, RS, data, done);
25     input clk;
26     input sort;
```

-> (2)번 소스코드에서 sort만 부분부분 추가해줬다.

```
81          LINE1:   if(sort) begin data=8'b1000_0110; RS=0; end
82                   else begin data=8'b1000_0000; RS=0; end
83          LINE1+1: data = "2";
84          LINE1+2: data = "0";
85          LINE1+3: data = "1";
86          LINE1+4: data = "7";
87          LINE1+5: data = "2";
88          LINE1+6: data = "5";
89          LINE1+7: data = "3";
90          LINE1+8: data = "0";
91          LINE1+9: data = "4";
92          LINE1+10: data = "1";
93
94          LINE2:   if(sort) begin data=8'b1100_0101; RS=0; end
95                   else begin data=8'b1100_0000; RS=0; end
```

-> (2)번 소스코드에서 sort만 부분부분 추가해줬고, LINE2에선 이름이 11자리여서 뒤에 7bit를 45에서 시작할 수 있도록 설정해줬다.

| | | | | | | |
|---|---|---|---|---|---|---|
| out LEDR[0] | Output | PIN_G19 | 7 | B7_N2 | PIN_G19 | 2.5 V (defau |
| in sort | Input | PIN_Y23 | 5 | B5_N2 | PIN_Y23 | 2.5 V (defau |
| <<new node>> | | | | | | |

-> sort를 SW[17]로 설정해줬다. (교수님이 과제에선 SW[0]으로 설정하라고 하셨지만 SW[17]으로 설정하는 것이 더 보기 편했습니다. 죄송합니다☹)

< SW[17]을 내렸을 때 >



< SW[17]을 올렸을 때 >


ALTERA
TEXAS INSTRUMENTS
DE2-115
2017253041
HongSungWoo
SIMPLE SWITCHER
terasIC
ISSI
PERICOM
RUN
PROG
SW17
SW16
SW15
SW14
SW13
SW12
SW11
SW10
SW9
SW8
SW7
SW6
SW5
SW3
SW2
SW1
SW0