

# Firmware Freedom

# coreboot for RISC-V


Xiang Wang & Shawn Chang

- Xiang Wang
- Day job at TYA infotech
- Member of HardenedLinux



## **Self intro**

- Shawn C[a.k.a "citypw"]
- Day job at TYA infotech
  - Open source security consulting
- GNU/Linux security engineer
- Free/libre SW/FW/HW enthusaists
- Member of EFF/FSF/FSFE/RISC-V
- Patient Zer0 at HardenedLinux community(https://hardenedlinux.githu b.io/)




- > What's wrong with x86 firmware
- Intro to RISC-V & coreboot
- Porting story
- Thank
- Conclusion




# Wait, which CORE exactly?

#### RING 0 is **not** the CORE anymore





## From a libre FW's perspective



- > [Hardening the COREs] solution has its limits in x86
- Too many things can not be audited

- Pronounced "risk-five".
- Design by University of California, Berkeley.
- Open ISA under BSD license.
- RISC architecture
- load-store type
- conditional jump without status register
- Variable length of instruction encoding
- Instruction set modular



## register

اللك	اللحالة	لتكحل	اللكا	كلئالا	~

XLEN-1		0
	x0 / zero	
	x1	
	x2	
	x3	
	x4	
	x5	
	x6	
	x7	
	x8	
	x9	
	x10	
	x11	
	x12	
	x13	
	x14	
	x15	
	x16	
	x17	
	x18	
	x19	
	x20	
	x21	
	x22	
	x23	
	x24	
	x25	
	x26	
	x27	
	x28	
	x29	
	x30	
	x31	
	XLEN	
XLEN-1		0
	pc	
	XLEN	

FLEN-1	0
f0	
f1	
f2	
f3	
f4	
f5	
f6	
f7	
f8	
f9	
f10	
f11	
f12	
f13	
f14	
f15	
f16	
f17	
f18	
f19	
f20	
f21	
f22	
f23	
f24	
f25	
f26	
f27	
f28	
f29	
f30	
f31	
FLEN	
31	0
fcsr	
32	

31	8 7 5	5 4	3	2	1	0
Reserved	Rounding Mode (frm)	Accr	ued E	xceptic	ns (ff	lags)
	·	NV	DZ	OF	UF	NX
24	3	1	1	1	1	1

	Rounding Mode	Mnemonic	Meaning
	000	RNE	Round to Nearest, ties to Even
ĺ	001	RTZ	Round towards Zero
	010	RDN	Round Down (towards $-\infty$ )
	011	RUP	Round Up (towards $+\infty$ )
ĺ	100	RMM	Round to Nearest, ties to Max Magnitude
	101		Invalid. Reserved for future use.
	110		Invalid. Reserved for future use.
	111		In instruction's $rm$ field, selects dynamic rounding mode;
			In Rounding Mode register, Invalid.

Flag Mnemonic	Flag Meaning
NV	Invalid Operation
DZ	Divide by Zero
OF	Overflow
UF	Underflow
NX	Inexact



### Variable length of instruction encoding

		xxxxxxxxxxxaa	16-bit (aa $\neq$ 11)
		,,,,,,	00.114 (222 / 444)
	xxxxxxxxxxxx	xxxxxxxxxxbbb11	$32$ -bit (bbb $\neq$ 111)
$\cdots$ xxxx	xxxxxxxxxxxx	xxxxxxxxxx011111	48-bit
$\cdots$ xxxx	xxxxxxxxxxxx	xxxxxxxxx0111111	64-bit
$\cdots$ xxxx	XXXXXXXXXXXXX	xnnnxxxxx1111111	$(80+16*nnn)$ -bit, $nnn \neq 111$
$\cdots$ xxxx	xxxxxxxxxxxx	x111xxxxx1111111	Reserved for $\geq 192$ -bits

Byte Address:

base+4

base+2

base



#### **Base Instruct Formats**

31	30 2	5 24 2	21 2	0	19	$15 \ 14$	12	11	8	7	6	0
fı	ınct7		rs2		rs1	fu	ınct3		$^{\mathrm{rd}}$		opcod	e R-type
•						•						<b>-</b>
	imm[1	1:0]			rs1	fu	inct3		$^{\mathrm{rd}}$		opcod	e I-type
•						,		,			,	_
imi	m[11:5]		rs2		rs1	fu	ınct3	i	mm[4:0	0]	opcod	e S-type
•		•				•						_
imm[12]	imm[10:5]	:	rs2		rs1	fu	ınct3	imm[4	4:1] in	nm[11]	opcod	e B-type
	,	'			'	'					'	
		$_{ m imm}$	31:12]						$^{\mathrm{rd}}$		opcod	e U-type
•												_
imm[20]	imm[1	.0:1]	imm	n[11]	imr	n[19:12	2]		$^{\mathrm{rd}}$		opcod	e J-type





### Privilege levels & Privileged Software Stack

Level	Encoding	Name	Abbreviation
0	00	User/Application	U
1	01	Supervisor	S
2	10	Reserved	
3	11	Machine	M

Number of levels	Supported Modes	Intended Usage
1	M	Simple embedded systems
2	M, U	Secure embedded systems
3	M, S, U	Systems running Unix-like operating systems

Application
ABI
AEE







#### Instruction set modular

XLEN-1 XLEN-2 XLEN-3 26 25

MXL[1:0] (WARL)	WIRI	Extensions[25:0] (WARL)
2	XLEN-28	26

XLEN-28

MXL	XLEN
1	32
2	64
3	128

- RISC-V can be implemented as 32/64/128-bit architecture.
- Only Interger instruction set must be implemented.
- Instruction info can be read from misa CSR.

Bit	Character	Description	
0	A	Atomic extension	
1	В	Tentatively reserved for Bit operations extension	
2	$\mathbf{C}$	Compressed extension	
3	D	Double-precision floating-point extension	
4	E	RV32E base ISA	
5	F	Single-precision floating-point extension	
6	G	Additional standard extensions present	
7	Н	Reserved	
8	I	RV32I/64I/128I base ISA	
9	J	Tentatively reserved for Dynamically Translated Languages extension	
10	K	Reserved	
11	$_{ m L}$	Tentatively reserved for Decimal Floating-Point extension	
12	M	Integer Multiply/Divide extension	
13	N	User-level interrupts supported	
14	О	Reserved	
15	Р	Tentatively reserved for Packed-SIMD extension	
16	Q	Quad-precision floating-point extension	
17	R	Reserved	
18	S	Supervisor mode implemented	
19	${ m T}$	Tentatively reserved for Transactional Memory extension	
20	U	User mode implemented	
21	V	Tentatively reserved for Vector extension	
22	W	Reserved	
23	X	Non-standard extensions present	
24	Y	Reserved	
25	Z	Reserved	

## Intro to coreboot

- Began in winter of 1999 in LANL(Los Alamos National Laboratory)
- formerly known as LinuxBIOS
- Armed at replacing proprietary firmware
- Open source under GPLv2
- Platform support: x86,ARM,MIPS,RISC-V and so on
- Written in mostly C, and about 1% in assembly.



- The start up divided into multiple stage.
  - Bootblock stage: initialize flash memory
  - Rom stage: initialize memory and chipset
  - Ram stage : set environment for payload
  - Payload: It can be Linux kernel image (including Heads) or standalone EFI executable, such as iPXE, gPXE, GRUB, SeaBIOS, TianoCore an so on.
- Each stage is separate program
- bootblock is located at the reset entry of SoC.
- Other stage loaded by previous stage (which could be utilized by HardenedBoot).



### bootblock stage

- First, there are a little assembly code to initialize stack point, exception and interrupt.
- Then jmp to frame code(src/lib/bootblock.c), the code export four interface.
  - > void bootblock\_soc\_early\_init(void);
  - > void bootblock\_mainboard\_early\_init(void);
  - > void bootblock\_soc\_init(void);
  - > void bootblock\_mainboard\_init(void);



rom stage

- Initialize clock and memory
- Boot next stage



#### ram stage

- Ram stage have a frame code(src/lib/hardwaremain.c).
- Ram stage divided into 12 steps, which is defined by boot\_state\_t.

```
tpedef enum {
    BS_PRE_DEVICE, BS_DEV_INIT_CHIPS, BS_DEV_ENUMERATE,
    BS_DEV_RESOURCES, BS_DEV_ENABLE, BS_DEV_INIT,
    BS_POST_DEVICE, BS_OS_RESUME_CHECK, BS_OS_RESUME,
    BS_WRITE_TABLES, BS_PAYLOAD_LOAD, BS_PAYLOAD_BOOT,
} boot_state_t;
```

- Each step is describe by boot\_state.
- There are three sets of callback functions in boot\_state, through which each step is divided into three phases.

```
Entry callbacks
State Actions
Exit callbacks
```

State Actions defined by system, which mainly used to process device tree.



#### ram stage

- Callbacks can be describe by boot\_state\_init\_entry. So we can insert the desired operation in a specific location.
- boot\_state\_schedule\_static\_entries function used for associate boot\_state and callbacks.
- bs\_walk\_state\_machine function used to iterate boot\_state array and perform callbacks step by step.



#### struct of firmware file


- > Top layout of firmware file is some continuous blocks.
- One of blocks records the layout of blocks.
- This block holds two structures that describe layout information

```
struct fmap {
                                              struct fmap area {
/* " FMAP " (0x5F5F464D41505F5F) */
                                              /* offset relative to base */
    uint8 t signature[8];
                                                  uint32 t offset;
    uint8 t ver major;
                                              /* size in bytes */
    uint8_t ver_minor;
                                                  uint32 t size;
/* address of the firmware binary */
                                              /* descriptive name */
    uint64 t base;
                                                  uint8 t name[FMAP STRLEN];
/* size of firmware binary in bytes */
                                              /* flags for this area */
    uint32_t size;
                                                  uint16 t flags;
/* name of this firmware binary */
                                              } attribute ((packed));
    uint8 t name[FMAP STRLEN];
    uint16 t nareas;
    struct fmap area areas[];
} attribute ((packed));
```



#### struct of firmware file

- A block named COREBOOT used to store cbfs.
- cbfs consists of components.





#### struct of firmware file

Component structure as shown.



## board info

- Board: HiFive1
- SoC: SiFive Freedom E310 (FE310)
  - Architecture: RV32IMAC
  - Speed: 320MHz
  - > Memory: 16KB instruction cache, 16KB data scratchpad
- Flash Memory: 16Mbit SPI Flash
- Host Interface(microUSB FTD2232HL): Program, Debug and
  - **Serial Communication**
- > SPI controller
- External Interrupt pin: 19
- External Wakeup pin: 1
- Dimensions: 68 mm x 51 mm





# Porting story Problem & Scheme

#### Problem

- Source of coreboot base on RV64
- Ram is to little, can't load firmware to memory

#### Solution

- Modify build option to support RV32.
- Delete firmware file structure. Layout program directly in flash.



## build option

- Create directory :
  - > src/soc/sifive
  - src/mainboard/sifive
- Create Kconfig in soc directory, add build option in it.
- Modify src/arch/riscv/Makefile.inc pass macro to toolchain.



# memory layout

Linker script (src/lib/program.ld) and memory layout (src/include/memlayout.h) limit code and data segments must be adjacent.

FE310 program run in flash memory, not closely data

segments.

```
#define RAM START
                    0x80000000
#define FLASH START 0x20400000
SECTIONS
    BOOTBLOCK (
                     FLASH START, 64K)
    ROMSTAGE (FLASH START + 64K, 64K)
    RAMSTAGE (FLASH_START + 128K, 64K)
    SRAM START
                        (RAM START)
                        (RAM START + 4K, 4K)
    STACK
    PAGETABLES
                        (RAM START + 8K, 4K)
    PRERAM_CBMEM_CONSOLE(RAM_START + 12K, 4K)
    SRAM END
                        (RAM START + 16k)
```



# Porting story console support

- Reference BSP code and src/console/console.c
- Define macro HAVE\_UART\_SPECIAL

Then implement five functions

```
void uart_init(int idx);
uint8_t uart_rx_byte(int idx);
void uart_tx_byte(int idx,unsigned char data);
void uart_tx_flush(int idx);
void uart_fill_lb(void *data);
```



# Porting story jump to next stage

- Because know where each stage is in memory, so can use jump instructions to jump directly to the next stage.
- Can use function pointer to do this in C language.

> Ex: ((void (\*)(void))0x20410000)();



## link

- Convert each stage to binary by objcopy.
- Pack binary to ELF

> link

```
.global start
    .section .text
_start:
    .incbin
"bootblock.bin"
ENTRY(_start)
SECTIONS
        .text 0x20400000 :
                = 0x00000;
                bootblock-raw.o(.text)
                = 0x10000;
                romstage-raw.o(.text)
                . = 0x20000;
                ramstage-raw.o(.text)
                . = 0x30000;
                hello-raw.o(.text)
        }
```



## **Download**

Start openocd


```
openocd -f openocd.cfg >/dev/null 2>&1 &
```

Download to board by gdb

```
riscv64-unknown-elf-gdb coreboot-raw.elf \
    --batch \
    -ex "set remotetimeout 500" \
    -ex "target extended-remote localhost:3333" \
    -ex "monitor reset halt" \
    -ex "monitor flash protect 0 64 last off" \
    -ex "load" \
    -ex "monitor resume" \
    -ex "monitor shutdown" \
    -ex "quit" && echo Successfully uploaded coreboot-raw.elf
```



### running screenshorts





## board info

- Board: HiFive-Unleadshed
- SoC: SiFive Freedom U540 (FU540)
  - World's fastest RISC-V Processor
  - World's only GNU/Linux-capable RISC-V SoC
  - Architecture: 4xRV64GC + 1xRV64IMAC
  - Speed: 1.5GHz
  - Cache: Coherent 2M L2 Cache
- Memory: 8G DDR4 with ECC
- Flash: 32MB Quad SPI flash
- MicroSD Card
- Gigabit Ethernet Port





# Porting story original boot procrss

- SoC has 4 pins called MSEL to choose where boot loader is.
- ZSBL(Zeroth Stage Boot Loader) is stored in the mask ROM of SoC. Download FSBL from a partition with GUID type 5B193300-FC78-40CD-8002-E86C45580B47.
- FSBL download BBL from a partition with GUID type **2E54B353-1271-4842-806F-E436D6AF69851**.

MSEL	Reset address	Purpose
0000	0x0000_1004	loops forever waiting for debugger
0001	0x2000_0000	memory-mapped QSPI0
0010	0x3000_0000	memory-mapped QSPI1
0011	0x4000_0000	uncached ChipLink
0100	0x6000_0000	cached ChipLink
0101	0x0001_0000	ZSBL
0110	0x0001_0000	ZSBL
0111	0x0001_0000	ZSBL
1000	0x0001_0000	ZSBL
1001	0x0001_0000	ZSBL
1010	0x0001_0000	ZSBL
1011	0x0001_0000	ZSBL
1100	0x0001_0000	ZSBL
1101	0x0001_0000	ZSBL
1110	0x0001_0000	ZSBL
1111	0x0001_0000	ZSBL

MSEL	FSBL	BBL	Purpose
0000	-	-	loops forever waiting for debugger
0001	-	-	jump directly to 0x2000_0000 (memory-mapped SPI0)
0010	-	-	jump directly to 0x3000_0000 (memory-mapped SPI1)
0011	-	-	jump directly to 0x4000_0000 (uncached ChipLink)
0100	-	-	jump directly to 0x6000_0000 (cached ChipLink)
0101	SPI0 x1	SPI0 x1	-
0110	SPI0 x4	SPI0 x4	Rescue image from flash (preprogrammed)
0111	SPI1 x4	SPI1 x4	-
1000	SPI1 SD	SPI1 SD	-
1001	SPI2 x1	SPI2 x1	-
1010	SPI0 x4	SPI1 SD	-
1011	SPI2 SD	SPI2 SD	Rescue image from SD card
1100	SPI1 x1	SPI2 SD	-
1101	SPI1 x4	SPI2 SD	-
1110	SPI0 x1	SPI2 SD	-
1111	SPI0 x4	SPI2 SD	Default boot mode



## our target

The original boot process:

```
| MSEL |--->| ZSBL |--->| FSBL |--->| BBL |
```

Our target should looks like this:

```
| MSEL |--->| ZSBL |--->| coreboot |
```



## our work

- Let the code run on all cores
- How to working with multiple processors
- > Hardware related, etc: clock sdram flash sdcard and so on
- DeviceTree: fix mac according to hardware



## build option

- Management Core RV64IMAC
- → Application Cores RV64GC → RV64IMAFDC
- > To support the smallest instruct set.



### **ASMP support**

#### Solution:

- Minimize initialization after each stage is started, then block other harts for entering a single-threaded state
- Restore multi-threaded state when exiting at each stage



#### **ASMP support**

Initialize stack point for each hart.

```
# initialize stack point for each hart
# and the stack must be page-aligned.
# OxDEADBEEF used to check stack overflow
csrr a0, mhartid
la t0, _stack
slli t1, a0, RISCV_PGSHIFT
add t0, t0, t1
li t1, OxDEADBEEF
STORE t1, 0(t0)
li t1, RISCV_PGSIZE - HLS_SIZE
add sp, t0, t1
```

- Stack is continuous page-aligned memory.
- Hart-local storage(HLS) is a block memory at top of stack.
- HLS can be access by follow code.

```
#define MACHINE_STACK_TOP() ({ \
    register uintptr_t sp asm ("sp"); \
    (void*)((sp + RISCV_PGSIZE) & -RISCV_PGSIZE); })
#define HLS() ((hls_t*)(MACHINE_STACK_TOP() - HLS_SIZE))
#define OTHER_HLS(id) ((hls_t*)((void*)HLS() + RISCV_PGSIZE * ((id) - HLS()->hart_id)))
```



### **ASMP support**

Add a field called entry to HLS and use this memory to communicate between the harts.

```
/* type of entry */
struct blocker {
    void *arg;
    void (*fn)(void *arg);
    atomic_t sync_a;
    atomic_t sync_b;
};
```



#### **ASMP support**

Block ASMP

```
void smp pause(int working hartid)
#define SYNCA (OTHER HLS(working hartid)->entry.sync a)
#define SYNCB (OTHER_HLS(working_hartid)->entry.sync_b)
       int hartid = read csr(mhartid);
       if (hartid != working hartid) {
              do {/* waiting for work hart */
                      barrier();
              } while (atomic_read(&SYNCA) != 0x01234567);
              clear csr(mstatus, MSTATUS_MIE);
              write_csr(mie, MIP_MSIP);
              /* count how many cores enter the halt */
              atomic add(&SYNCB, 1);
              /* Waiting for interrupt wake up */
              do {
                      barrier();
                      __asm__ volatile ("wfi");
              } while ((read_csr(mip) & MIP_MSIP) == 0);
              set msip(hartid, 0);
              HLS()->entry.fn(HLS()->entry.arg);
       } else {
              /* Initialize the counter and
               * mark the work hart into smp pause */
              atomic set(&SYNCB, 0);
              atomic set(&SYNCA, 0x01234567);
              /* waiting for other Hart to enter the halt */
              do {
                      barrier();
              } while (atomic_read(&SYNCB) + 1 < CONFIG_MAX_CPUS);</pre>
              /* initialize for the next call */
              atomic set(&SYNCA, 0);
              atomic set(&SYNCB, 0);
#undef SYNCA
#undef SYNCB
```



## **ASMP support**

Wakeup halt harts

```
void smp resume(void (*fn)(void *), void *arg)
{
     int hartid = read_csr(mhartid);
     if (fn == NULL)
           die("must pass a non-null function pointer\n");
     for (int i = 0; i < CONFIG MAX CPUS; <math>i++) {
           OTHER HLS(i)->entry.fn = fn;
           OTHER HLS(i)->entry.arg = arg;
     }
     for (int i = 0; i < CONFIG_MAX_CPUS; i++)</pre>
           if (i != hartid)
                set msip(i, 1);
     if (HLS()->entry.fn == NULL)
           die("entry fn not set\n");
     HLS()->entry.fn(HLS()->entry.arg);
}
```



#### use coreboot instead of BBL

- Add a GPT head to the bootblock via the python script (util/riscv/sifive-gpt.py)
- FSBL(5B193300-FC78-40CD-8002-E86C45580B47)
- Please refer to https://en.wikipedia.org/wiki/GUID\_Partition\_Table for GPT



#### support Flash or SD Card

b cbfs operates specific devices through region\_device

```
void boot_device_init(void);
const struct region_device *boot_device_ro(void);
```

> The specific operation is implemented by region\_device->ops (type is struct region\_device\_ops)



#### support Flash or SD Card

coreboot implements code(region\_device\_ops) for memory mapped devices



#### support Flash or SD Card

- > Non-memory mapped devices need to implement region\_device\_ops
- coreboot implements the MMAP\_HELPER\_REGION\_INIT macro
  to help build region device



#### fix fdt(flattened device tree)

- > fdt in maskrom of soc cannot be used to start linux
- > I get the correct fdt by modifying bbl to dumping out
- Correct the mac address in fdt by reading otp



#### **SBI** support

- coreboot uses bbl as payload (runs in M mode)
- bbl provides SBI support, and packages the kernel to output an elf file



#### What need firmware to do

- Hardware-related initialization
- Initialize SBI(supervisor binary interface)

- Trigger SBI via ecall instruction
- a0,a1 and a2 registers is used to parameter passing
- a7 register is used to select function
- a0 used to pass back the result

#### **Functions of SBI**

SBI function used by current linux

```
#define SBI_SET_TIMER 0
#define SBI_CONSOLE_PUTCHAR 1
#define SBI_CONSOLE_GETCHAR 2
#define SBI_CLEAR_IPI 3
#define SBI_SEND_IPI 4
#define SBI_REMOTE_FENCE_I 5
#define SBI_REMOTE_SFENCE_VMA 6
#define SBI_REMOTE_SFENCE_VMA_ASID 7
#define SBI_SHUTDOWN 8
```

It used to set timed events.

Appear in

```
drivers/clocksource/riscv_timer.c
    static int next_event(unsigned long delta, struct clock_event_device *ce);
```

# SBI\_CONSOLE\_PUTCAHR SBI\_CONSOLE\_GETCHAR

> It used to early printk. Appear in

```
arch/riscv/kernel/setup.c
    static void sbi_console_write(struct console *co, const char *buf, unsigned int n);
    struct console riscv_sbi_early_console_dev;
    void __init setup_arch(char **cmdline_p);
kernel/printk/printk.c
    struct console *early_console;
    asmlinkage __visible void early_printk(const char *fmt, ...);
```

> It used for tty driver. Appear in

```
drivers/tty/hvc/hvc_riscv_sbi.c
```

> It used to scheduling hart. Appear in

arch/riscv/kernel/smp.c



#### sbi\_remote\_fence\_i sbi\_remote\_sfence\_vma sbi\_remote\_sfence\_vma\_asid

> It used to operate cache. Appear in

arch/riscv/include/asm/cacheflush.h
arch/riscv/include/asm/tlbflush.h



#### Conclusion

- From firmware freedom's perspective, x86 is pretty much dead unless Intel open everything which is unlikely.
- Firmware freedom can be benefits from the nature of RISC-V.
- We should support free/libre firmware projects like coreboot in the 1<sup>st</sup> place.

- Jonathan Neuschäfer < j.neuschaefer@gmx.net>
- Philipp Hug <philipp@hug.cx>
- Ronald Minnich <rminnich@gmail.com>
- Special thanks to SiFive .Inc open sourced the firmware( dram init and clock included) for libre firmware community.

- https://riscv.org/
- https://coreboot.org/
- https://www.sifive.com/products/hifive1/
- https://www.sifive.com/products/hifive-unleashed/
- https://github.com/sifive/freedom-u540-c000-bootloader
- Notes for HiFive Unleashed to run linux with coreboot
- Try Harder 2 Hardening the COREs
- > ....



