Casey Brooks

CSCE 350

Project 3

For this project, we were to extend the single cycle MIPS processor from project 2 to support a greater range of instructions. Given that I already implemented most of the processor in project two, I simply had to extend the ALU to perform the additional shifting operations, and improve the control unit to be able to accommodate these changes to the ALU.

In the last project I used separate control units for the general CPU muxes, etc. and the ALU, but for this project I decided to include the logic for the ALU control bus in the CPU control unit module. In this way, I was able to simplify the code and make it much more easily extensible. A truth table for the control unit is below:



In building and testing the processor, I ran into errors that I could not seem to debug, no matter how hard I tried. After building each individual module, I tested them and found each one to work correctly, but I had a lot of issues in getting them to work together, specifically with the register file. I really don’t know why the register file would correctly store and return data in single bench tests, but not when included in the processor, and because of this I could never get the processor working. In stepping through my code, I drew everything out and verified that it matched the single cycle processor given in the textbook.