Choong Jin Ng | 301226977 | [jinn@sfu.ca](mailto:jinn@sfu.ca)

ENSC 350 Final project part 1 report

Contents

[Introduction 2](#_Toc36935732)

[LogicUnit 2](#_Toc36935733)

[Conclusion 2](#_Toc36935734)

[References 2](#_Toc36935735)

[Table of Figures and Tables 2](#_Toc36935736)

# Introduction

# LogicUnit

# Overview

The LogicUnit is responsible for selecting and operating Logic Bitwise operations. The initial computation is done initially and the multiplexer, based on the signal *LogicFn*, selects which operation is passed. The block diagram is represented in Figure 1 and the truth table of the LogicUnit is indicated in Table 1.




Figure 1: Block Diagram of LogicUnit Circuit

|  |  |
| --- | --- |
| **LogicFn Signal** | **Operation (Signal Y)** |
| 0 0 | B |
| 0 1 | A xor B |
| 1 0 | A orB |
| 1 1 | A and B |

Table 1: Truth Table of LogicUnit

## VHDL Representation

## Circuit Synthesis

## Timing Simulations

# Conclusion

# References

**There are no sources in the current document.**

# Table of Tables

[Table 1: Truth Table of LogicUnit 2](#_Toc36935967)

# Table of Figures

[Figure 1: Block Diagram of LogicUnit Circuit 2](#_Toc36935970)