Design Document

Register Availability

- 16, 16-bit general purpose registers
- \$0, constant zero register
- \$ra, return address for storing the return address from a procedure call
- \$sp, stack pointer for storing the address of the current position in the stack
- \$v0, return register for storing the return value from a procedure call
- \$a0, \$a1, argument register for storing arguments for the procedure call
- \$k0, OS kernel for interrupt management
- \$t0-\$t3, temporary registers for storing temporary values that can be overwritten through procedure calls
- \$s0-\$s4, save registers for storing important values that won't be overwritten through procedure calls

Instruction Descriptions

- ADD Add rs, rt, rd (R-Type)
 - o Adds rs and rt and stores the result in rd
- ADD IMMEDIATE Addi rd, Imm (A-Type)
 - o Adds rd and Imm and stores the result back in rd
- AND And rs, rt, rd (R-Type)
 - o Logically And's rs and rt and stores the result in rd
- BRANCH EQUAL Beg rs, rt, rd (R-Type)
 - o If rs is equal to rt, then sets PC equal to the memory address in rd
- BRANCH NOT EQUAL Bne rs, rt, rd (R-Type)
 - o If rs is not equal to rt, then sets PC equal to the memory address in rd
- JUMP J Imm (J-Type)
 - Jumps to address in Imm which has been shifted left once and concatenated the first three bits of the PC to the most significant bit.
- JUMP AND LINK Jal Imm (J-Type)
 - o Jump to address in Imm and sets \$ra to the PC value
- JUMP REGISTER Jr rd, Imm (A-Type)
 - o Jump to address in the rd register
- LOAD WORD Lw rs, rd, Imm (I-Type)
 - o Loads the immediate at address rs into rd
- OR Or rs, rt, rd (R-Type)
 - o Logically Or's rs and rt and stores the result in rd
- SET LESS THAN Slt rs, rt, rd (R-Type)
 - o If rs is less than rt, rd equals 1, otherwise rd equals 0
- SHIFT LEFT LOGICAL Sll rs, rd, Imm (I-Type)
 - o rs is shifted left by the Imm value, and is stored in rd
- SHIFT RIGHT LOGICAL Srl rs, rd, Imm (I-Type)
 - ors is shifted right by the Imm value, and is stored in rd
- SHIFT RIGHT ARITHMETIC Sra rs, rd, Imm (I-Type)
 - o rs is shifted right arithmetically by the Imm value, and is stored in rd

- SUBTRACT Sub rs, rt, rd (R-Type)
 - o Subtract rt from rs and stores the result in rd
- STORE WORD Sw rs, rd, Imm (I-Type)
 - o Stores the value rs at the 4 bit Imm offset of rd

Register Descriptions

| Register Name | Number | Usage |
|---------------|--------|---|
| \$0 | 0 | Constant zero register |
| \$ra | 1 | Return address (used by function call) |
| \$sp | 2 | Stack pointer |
| \$v0 | 3 | Return value of a function |
| \$a0 | 4 | Argument 1 for procedure call |
| \$a1 | 5 | Argument 2 for procedure call |
| \$k0 | 6 | Reserved for interrupt OS kernel |
| \$t0 | 7 | Temporary (not preserved across procedure call) |
| \$t1 | 8 | Temporary (not preserved across procedure call) |
| \$t2 | 9 | Temporary (not preserved across procedure call) |
| \$t3 | 10 | Temporary (not preserved across procedure call) |
| \$s0 | 11 | Saved (preserved across procedure call) |
| \$s1 | 12 | Saved (preserved across procedure call) |
| \$s2 | 13 | Saved (preserved across procedure call) |
| \$s3 | 14 | Saved (preserved across procedure call) |
| \$s4 | 15 | Saved (preserved across procedure call) |

Instruction Format Descriptions

• R-Type

| OP (4 bits) | rs (4 bits) | rt (4 bits) | rd (4 bits) |
|-------------|-------------|-------------|-------------|

- o R-Type instructions receive two source registers (rs and rt) and store the result in the destination register (rd)
- I-Type

| OP (4 bits) | rs (4 bits) | rd (4 bits) | Imm (4 bits) | |
|-------------|-------------|-------------|--------------|--|

o I-Type instructions receive one source register (rs) and one immediate value, and stores the result in the destination register (rd)

• J-Type

| OP (4 bits) | Imm (12 bit) |
|-------------|--------------|

o J-Type instructions use the 12 bit immediate value as an address to jump to

A-Type

| A-1 ypc | | | | |
|-------------|-------------|--------------|--|--|
| OP (4 bits) | rd (4 bits) | Imm (8 bits) | | |

 A-Type Instructions receive an 8 bit immediate value and stores the result in the destination register (rd). Sign extension of one 8 bit immediate then adding another 8 bit immediate value will yield a 16 bit value.

Machine Language Translation

• add \$t0, \$t1, \$t2

| [| 0000 | 0111 | 1000 | 1001 |
|--------------|-------------|----------------|-----------|------|
| addi ¢t0 | , 0000 0001 | | 1 | • |
| ا ماد عدد | 0001 | 0111 | 0000 0001 | |
| l | 0001 | 0111 | 0000 0001 | |
| and \$t0, | \$t1, \$t2 | | | |
| | 0010 | 0111 | 1000 | 1001 |
| beq \$t0, | \$t1, \$t2 | | | |
| [| 0011 | 0111 | 1000 | 1001 |
| bne \$t0, | \$t1, \$t2 | | | |
| [| 0100 | 0111 | 1000 | 1001 |
| i 0000 00 | 000 0001 | | | |
|] | 0101 | 0000 0000 0001 | 1 | |
| l | | 0000 0000 0001 | I | |
| jal 0000 | 0000 0001 | | | |
| | 0110 | 0000 0000 0001 | | |
| jr \$t0, 00 | 000 0001 | | | |
| | 0111 | 0111 0000 000 | 1 | |
| lw \$t0, \$ | t1, 0001 | | | |
| [| 1000 | 0111 | 1000 | 0001 |
| or \$t0, \$ | t1, \$t2 | | | |
| | 1001 | 0111 | 1000 | 1001 |
| slt \$t0, \$ | ·+1 ¢+2 | | | • |
| SIL \$10, \$ | | 0111 | 1000 | 1001 |
| l | 1010 | 0111 | 1000 | 1001 |
| sII \$t0, \$ | t1, 0001 | | | |
| | 1011 | 0111 | 1000 | 0001 |
| srl \$t0, \$ | st1, 0001 | | | |
| [| 1100 | 0111 | 1000 | 0001 |
| | | | · | |

• sra \$t0, \$t1, 0001

• sub \$t0, \$t1, \$t2

| 1110 | 0111 | 1000 | 1001 |
|------|------|------|------|

• sw \$t0, \$t1, 0001

| 1111 | 0111 | 1000 | 0001 |
|------|------|------|------|
| 1111 | 0111 | 1000 | 0001 |

Example Assembly Language Programs

```
# v0 = n
addi $sp, -12
sw $s0, 0($sp)
sw $s1, 1($sp)
sw $ra, 2($sp)
and $s0, $0, $0
                     #Load Blank
ori $s0, 2
                      #put value of 2 in (m)
or $s1, $0, $a0
                     #move to saved register
Loop:
or $a0, $s1, $0 #n
or $a1, $s0, $0 #m
                      #call gcd
jal gcd
addi $v0, -1
                      #Subtract by one. Don't care about
                      #under(over)flow due to just want to see if the
                      #value had been 1. Ends up as gcd(n,m) - 1 != 0
beq $v0, $0, 2
                      #go past the jump
                      #Increment by 1
addi $s0, 1
j Loop
EndLoop:
lw $s0, 0 ($sp)
lw $s1, 1($sp)
lw $ra, 2($sp)
addi $sp 12
jr $ra
gcd:
and $t0, $0, $0
                     #Force Zero
addi $t0, 2
                     #Load 2, Used as value of commands to skip
```

```
bne $v0, $0, $t0
                     #skip not equal (don't return)
or $v0, $0, $a1
                      #Move b to return
                      #Return
jr $ra
addi $t0, 4
                      #Currently has 2 so skip end lines minus 2, Used
                      #as commands to skip for while loop (total 6)
and $t2, $0, $0
                      #Set t2 to zero
addi $t2, 2
                      #Amount to skip to for if inside the while
begin:
beq $a1, $0, $t0
                     #If b != 0 jump t0 forward
                    #Set t1 to 1 if a less then b
bne $t1, $0, $t2
                     #Jump to else (forward 2)
sub $a0, $a0, $a1
j begin
                      #End of If, Start of Else
sub $a1, $a1, $a0
j begin
                      #Back up to look check
or $v0, $0, $a0
                      #Move a to return
jr $ra
                      #Return
```

Assembly Language Fragments

- Loading an address into a register
 - addi \$t0, 0000 0001 #Adds 0000 0001 to \$t0 sll \$t0, \$t0, 1111 #Shifts left by 16 bits addi \$t0, 1000 0000 #Adds the lower 8 bits
- Iterations
 - o loop:

```
beq $t0, $t1, $t2
addi $t0, 0000 0001 #increment 1
j loop #continue loop
```

- Conditional Statements
 - o loop:

value of \$t2:

jr \$ra, 0000 0000 # goes to return address before the loop

- Reading and writing to display register
 - o lw \$t0, \$t1, 0001

sw \$t0, \$t1, 0001

Machine Language Translations of Example Programs

• Conditional Statements

| 0011 | 0111 | | 1000 | 1001 |
|------|----------------|-----------|-----------|------|
| 0001 | 0111 | | 0000 0001 | |
| 0101 | 0000 0000 0001 | | | |
| 0111 | 0001 | 0000 0000 | | |

• Reading and writing to display register

| 1000 | 0111 | 1000 | 0001 |
|------|------|------|------|
| 1111 | 0111 | 1000 | 0001 |

• Loading an address into a register

| 0001 | 0111 | 0000 0001 | 0001 |
|------|------|-----------|------|
| 0001 | 0111 | 0000 0001 | 0001 |

Iteration

| 0001 | 0111 | 0000 0001 |
|------|----------------|-----------|
| 0101 | 0000 0000 0001 | |

Ryan Benshoof, Bart Miskowiec, CJ Miller, Luke Miller

Milestone Two

| | A-Type | R-Type | lw/sw | Beq/bne | j/jal | I-Type |
|-------------------|-------------------|----------------|----------------------|------------|----------------|------------------|
| Inst Fetch | IR[PC] | | | | | |
| | PC=PC+2 | | | | | |
| Inst Decode | A = Reg[IR[11-8]] | | | | | |
| Reg Fetch | B = Reg[IR[7-4]] | | | | | |
| | C = Reg[IR[3-0]] | | | | | |
| | | | | | | |
| Execution Address | ALUout = A op | ALUout = A op | ALUout = A + IR[3-0] | ALUOut = | PC = PC[15-13] | A= B op IR[3-0] |
| Comparison | IR[7-0] | В | | PC +C | IR[11-0] << 1 | |
| Beq/bne/j done | | | | | \$ra = PC | |
| Mem access | Reg[IR[11-8]] | Reg[IR[3-0]] = | MDR = Mem[ALUout] | If (A==B) | | Reg[IR[7-4]] = B |
| I,A,R Done | = ALUout | ALUout | Mem[ALUout] = A | PC= | | |
| | | | | ALUout | | |
| Lw done | | | Reg[IR[7-4]] = MDR | | | |

Components:

All considered to use 16 bits and transfer in 16 bit segments unless stated otherwise.

- 1. Program Counter Register
 - a. Stores the Current Instruction Address.
 - b. Inputs Next Address
 - c. Outputs Current Address
 - d. Controls PCWrite, Zero, PCWriteCond
- 2. Memory
 - a. RAM that contains the instructions and data.
 - b. Inputs Address, Data to Write
 - c. Outputs Data / Instruction
 - d. Controls MemRead, MemWrite
- 3. Instruction Register
 - a. Stores the Current Instruction
 - b. Inputs Instruction from Memory
 - c. Outputs Current Instruction
 - d. Controls IRWrite
- 4. Register File
 - a. Contains 16, 16 Bit Registers
 - b. Inputs Read Register 1,2 Read/Write Register 3, Write Data
 - c. Outputs, Read Data 1,2,3
 - d. Controls RegWrite
- 5. A Register
 - a. Stores the Data from Read Data 1 of the Register File
 - b. Inputs Read Data 1
 - c. Outputs Data in Register
 - d. Controls None
- 6. B Register
 - a. Stores the Data from Read Data 2 of the Register File
 - b. Inputs Read Data 2
 - c. Outputs Data in Register
 - d. Controls None
- 7. C Register
 - a. Stores the Data from Read Data 3 of the Register File
 - b. Inputs Read Data 3
 - c. Outputs Data in Register
 - d. Controls None
- 8. ALU
 - a. Performs arithmetic and logical operations
 - b. Inputs ALUsrcA, ALUsrcB
 - c. Outputs zero, overflow, ALUout
 - d. Controls ALU Control
- 9. ALUout Register

- a. Stores the value from the ALU
- b. Inputs Data from ALU
- c. Outputs Data in register
- d. Controls None

10. Memory Data Register (MDR)

- a. Stores the value from memory
- b. Inputs Data from Memory
- c. Outputs Data in register
- d. Controls None

11. ALU Control

- a. Determines the ALU Control Code from the ALUop Code
- b. Inputs Instruction[15-13]
- c. Outputs ALUop Code
- d. Controls AluOutControl

12. MemtoReg Mux

- a. Switches between the ALUout and MDR Registers
- b. Inputs MDR, ALUout
- c. Outputs Data to Write to register
- d. Controls MemToReg

13. lorD Mux

- a. Determines the Address piped into memory
- b. Inputs PC, ALUout
- c. Outputs Address
- d. Controls IorD

14. RegDst1 Mux

- a. Determines the part of the instruction to pipe into Read 2 of the Register File
- b. Inputs IR[11-8], IR [7-4]
- c. Outputs One of the Inputs into Register Write Data
- d. Controls RegDst1

15. RegDst2 Mux

- a. Determines the part of the instruction to pipe into Read 3 of the Register File
- b. Inputs IR[11-8], IR[7-4], IR[3-0]
- c. Outputs One of the Inputs into ALU Data 1
- d. Controls RegDst2

16. ALUSrcA Mux

- a. Determines the data to pipe into ALU Data 1
- b. Inputs A, PC
- c. Outputs One of the Inputs
- d. Controls ALUSrcA

17. ALUSrcB Mux

- a. Determines the data to pipe into ALU Data 2
- b. Inputs B, Sign Extended IR[3-0], Sign Extended Shifted Left 1 IR[3-0]
- c. Outputs One of the Inputs into ALU Data 2
- d. Control ALUSrcB

18. PCSource Mux


- a. Determines the Address to be put into the PC
- b. Inputs, ALU Data Out, ALUOut, PC[15-13] | | IR[11-0] << 1
- c. Outputs The address to be put into the PC
- d. Control PCSource

Instruction Testing

- 1. ADD
 - a. Test Basic Cases
 - i. 1 + 1 = 2
 - ii. 1 + -1 = 0
 - iii. -1 + -1 = -2
 - b. Test Overflow
 - i. 0xFFFF + 0x1 =
- 2. ADDI
 - a. Test Basic Case
 - i. 1 + 1 = 2
 - b. Test Overflow
 - i. 0xFFFF + 0x1 = 0
- 3. AND
 - a. Test Cases
 - i. 0xFFFF & 0x0000 = 0x0000
 - ii. 0x1111 & 0x8888 = 0x0000
 - iii. 0x3333 & 0x1111 = 0x1111
- 4. BRANCH EQUAL
 - a. Should Jump
 - i. 1 == 1 Goto 0
 - ii. 0 == 0 Goto 1
 - b. Should not Jump
 - i. 1 == 0 Goto 0
 - ii. 0xFFFF == 0x1111 Goto 0
- 5. BRANCH NOT EQUAL
 - a. Should Not Jump
 - i. 1 != 1 Goto 0
 - ii. 0 != 0 Goto 1
 - b. Should Jump
 - i. 1! = 0 Goto 0
 - ii. 0xFFFF != 0x1111 Goto 0
- 6. JUMP
 - a. Check value is written into PC
 - i. 0x0000
 - ii. 0xFFFF
 - iii. 0x1111
 - b. Examples
 - i. 0x0000
 - ii. 0xFFFF
- 7. JUMP AND LINK
 - a. Check PC is in \$ra after command executes
- 8. JUMP REGISTER
 - a. Check that value in PC is same that is in the defined register
- 9. LOAD WORD
 - a. Test good addresses

- i. Make sure returned data value is correct and put into the correct register
- b. Test Bad addresses
 - i. Exception should be raised
- 10. OR
 - a. Test Cases
 - i. $0x0000 \mid 0xFFFF = 0xFFFF$
 - ii. $0x9999 \mid 0x6666 = 0xFFFF$
- 11. SET LESS THAN
 - i. 1 < 1 = 0
 - ii. 1 < 2 = 1
 - iii. -1 < 0 = 1
 - iv. 4 < 1 = 0
- 12. SHIFT LEFT LOGICAL
 - a. Test Cases
 - i. 8 << 2 = 32
 - ii. 7 << 2 = 28
 - iii. -2 << 1 = -1
- 13. SHIFT RIGHT LOGICAL
 - a. Test Cases
 - i. 8 >> 2 = 2
 - ii. 0xFFFF >> 4 = 0x0FFF
- 14. SHIFT RIGHT ARITHMETIC
 - a. Test Cases
 - i. 8 >> 2 = 2
 - ii. 0xFFFF >> 4 = 0xFFFF
- 15. SUBTRACT
 - a. Test Case
 - i. 1-2=-1
 - ii. 2 1 = 1
 - iii. 2 -1 = 3
- 16. STORE WORD
 - a. Good Addresses
 - i. Check to see data is in memory and value from register
 - b. Bad Addresses
 - i. Raise Exception

Milestone 3



The PC is a 16-bit register which holds the Program Counter value. It takes Write input and a jump/branch input, where logic is done to decide whether or not to branch or jump to a certain line of execution in memory. The IR is a register which holds the 16 bit value of the instruction. It takes an input from memory and a 1 bit value IR write, this decides whether or not to write to the IR. It outputs a 16-bit value that is the Instruction. Next are the 1 bit muxes RD1 & RD2. They take 4-bit inputs, and based on a control input depending on the instruction, chooses which input to put into the Read2 and Read3 inputs of the Reg File. Speaking of the Reg File, it is a 16 register file that takes 3 4-bit inputs, Read1,2,3, a 16-bit input writeData, and a control input regWrite. The Read inputs feed into 3 respective 16-bit 16 choice muxes that output Data 1, 2, 3. There also exists a decoder for when writing to a register chosen at Read 1 (and regWrite is 1). The main ALU does ALU ops based on the ALU control input and the two values that are going to be inputted. It is comprised of many 1-bit ALU's strung together to do different operations. It also has a 1-bit output zero which is true when the two outputs were subtracted and are equal to one another. It feeds into an and gate when deciding when to branch. The last large component, memory, is similar to what was done for lab 7. It has memRead and memWrite control inputs, a ?-bit addr input, a 16-bit write input, and a 16-bit R-out output. We do not know how big the memory file is going to be, but we only want to make it big enough so that it will fit all of our instructions and any values that we need to save, but not so big that we wait 3 years waiting for it to be synthesized/emulated.

Default Memory for testing:

Address: Value 0x0000: 0xFFFF 0x0002: 0x0000 0x0004: 0x1111 0x0006: 0x1234

Unit Testing

- 1. Program Counter Register (PC) | Instruction Register (IR) | ALUout Register
 - a. Set input value to 0x0000 and turn on the write control.
 - b. Check that output is 0x0000.
 - c. Change input to 0xFFFF.
 - d. Check that output is 0xFFFF.
 - e. Turn off write control and change input to 0x0000.
 - f. Check that output is still 0xFFFF

2. Memory

- a. Turn on MemRead and turn MemWrite to off. Set Addr to 0x0000.
- b. Check that Dataout is 0xFFFF
- c. Change Addr to 0x0002
- d. Check that Dataout is 0x0000
- e. Flip MemRead and MemWrite. Set Addr to 0x000. Set WriteData to 0x0000
- f. Flip MemRead and MemWrite. Check Dataout is 0x0000

3. Register File

- a. Set Regwrite to on. Set Instruction wire to 0x0123. Set WriteData to 0xFFFF
- b. Check that C Register is 0xFFFF
- c. Change Instruction wire to 0x0321. Set WriteData to 0x1111
- d. Check that A Register is 0xFFFF and C Register is 0x1111
- e. Change Instruction wire to 0x0330. Set WriteData to 0xFFFF
- f. Check that A,B Registers are 0xFFFF and C Register is 0x0000
- g. Change Instruction wire to 0x0333. Set WriteData to 0x0000. Set Regwrite to off.
- h. Check that A,B,C Registers are 0x FFFF.

4. A, B, C, MDR Registers

- a. Set input to 0xFFFF
- b. Check output is 0xFFFF
- c. Set input to 0x0000
- d. Check output is 0x0000

5. ALU

Refer to the table to the side for ALUControl Out codes which are the ALU op Codes

- a. Add
- 0x0001 + 0x0001 = 0x0002
- 0x0001 + 0xFFFF = 0x0000
- b. Sub
- -0x0001 0x0001 = 0x0000
- 0x0001 0x0002 = 0xFFFF

| ALU Control Input / | | | | |
|---------------------|--|--|--|--|
| Output Values | | | | |

ALUControl Command Instruction Out add 0x0000 0x0addi 0x0 0x1000 and 0x2 0x2000 0x1 beq 0x3000 0x1 bne 0x4000 0x5000 Χ jal 0x6000 Χ Χ 0x7000 jr lw 0008x0 0x0 0x9000 0x3 or 0x4 slt 0xA000 sll 0xB000 0x5 101k6 srl 0xC000 0xD000 0x7 sra 0xE000 sub 0x1 sw 0xF000 0x0

- c. And
- 0x0000 & 0xFFFF = 0x0000
- 0xCCCC & 0xCCCC = 0xCCCC
- 0x8888 & 0xFFFF = 0x8888
- d. Or
- 0x0000 & 0xFFFF = 0xFFFF
- 0x1111& 0xEEEE = 0xFFFF
- e. Slt
- 0x0000 < 0x0001 = 0x0001
- -0x0000 < 0xFFFF = 0x0000
- f. SII
- 0x0001 << 1 = 0x0002
- 0xFFFF << 4 = 0xFFF0
- g. Srl
- 0xFFFF >> 4 = 0x0FFF
- 0x0001 >> 1 = 0x0000
- h. Sra
- 0xFFFF >> 4 = 0xFFFF
- 0x0001 >> 1 = 0x0000
- 6. ALU Control
 - a. For each Instruction[15:12] check to see the output code matches the table.
- 7. MemtoReg | IoR | RegDst1 | RegDst2 | ALUSrcA (1 bit Mux)
 - a. Set Control to 0. Set Wire 0 to 0x0000, Wire 1 to 0xFFFF.
 - b. Check Output is 0x0000
 - c. Set Control to 1.
 - d. Check Output is 0xFFFF
- 8. ALUSrcB Mux
 - a. Set Control to 0. Set Wire 0 to 0x0000, Wire 1 to 0xFFFF, Wire 2 to 0x0002, Wire 3 to 0x1111.
 - b. Check Output is 0x0000
 - c. Set Control to 1.
 - d. Check Output is 0xFFFF
 - e. Set control to 2.
 - f. Check Output is 0x0002
 - g. Set control to 3.
 - h. Check Output is 0x1111
- 9. PCSource Mux
 - a. Set Control to 0. Set Wire 0 to 0x0000, Wire 1 to 0xFFFF, Wire 2 to 0x000.
 - b. Check Output is 0x0000
 - c. Set Control to 1.
 - d. Check Output is 0xFFFF
 - e. Set control to 2.
 - f. Check Output is 0x0002

Datapath Testing

- 1. PC + ALU (Any Instruction)
 - a. Test to see that PC is incremented by 2.
- 2. PC + IR + Memory (Any Instrution)
 - a. See that Instruction that the value of PC is pulled into IR.
- 3. PC + IR + Memory + Reg File + ALU (0x0123)
 - a. Test that a loaded command outputs the correct values to A(0x1), B(0x2), C(0x3) Registers and then the ALU adds them together and stores back in Read 3(0x3) Register.

Control Signals:

All Control signals are 1-bit unless otherwise specified

1. Regwrite:

This control signal turns on writing for the registers, A, B, C. 1 is write, 0 is not write.

2. Memread:

This control signal turns on direct memory reading. 1 is read, 0 is don't read.

3. Memwrite:

This control signal turns on direct memory writing. 1 is write, 0 is don't write.

4. ASA:

This control signal determines the source for the first ALU input. 0 is PC, 1 is register A

5. ASB:

This 2-bit control signal determines the source for the second ALU input. 00 is register B, 01 is register C, 10 is the immediate value, 2, and 11 is sign-extended address.

6. MTD:

this control signal determines the input for the memory file

7. PCwrite:

This control signal controls if PC is being written to. 1 is write, 0 is don't write.

8. RD1:

This control signal controls the input for the second input into the register file. 0 is rs, 1 is rt

9. RD2:

This control signal controls the input for the third input into the register file. 0 is rd, 1 is rs

10. IOD:

This control signal changes the input for the address in memory access. 0 is from the PC, 1 is from the ALUout

11. PCsrc:

This 2-bit control signal determines what source the PC is being written from. 00 is the branch command's source, 01 is from the ALU result, 10 is from ALUout

12. IRwrite:

This control signal turns on and off writing to the instruction register from memory. 1 is write, 0 is don't write.

13. Branch:

This control signal determines if a branch is occurring. 1 is branch, 0 is don't branch.

14. ALUoutC

This control signal controls the ALUout writing. 1 is write, 0 is don't write.

ALU Op codes

| The op codes | | |
|--------------|-------|--|
| 000 | And | |
| 001 | And | |
| 010 | Or | |
| 011 | Or | |
| 100 | Add | |
| 101 | Sub | |
| 110 | Shift | |
| 111 | Slt | |