




















Id: 6/12



FPGA FIR Filter works perfectly.
Second stage for HPF
range compensation filter is removed

LT6232 has better noise performance as $1.1\text{nV}/\sqrt{\text{Hz}}$
500 10K has less noise contribution



Sheet: /opamp_amp/
File: opamp_amp.kicad_sch


Title:


Size: A4
KiCad E.D.A. 9.0.7

Date:

Rev:

Id: 7/12






Sheet: /rx2/
File: rx.kicad_sch

Title:


Size: A4
KiCad E.D.A. 9.0.7

Date:

Rev:
Id: 10/12



This is the prev design:
NB3N551 is obs.
Also this txo is generating pure sin.
ADC might need cmos like input not sin.
That could be the reason of duty stabilizer.



Sheet: /clock/
File: clock.kicad_sch

Title:

Size: A4

Date:

KiCad E.D.A. 9.0.7

Rev:

Id: 11/12