



















Id: 6/12



FPGA FIR Filter works perfectly.  
Second stage for HPF  
range compensation filter is removed

LT6232 has better noise performance as  $1.1\text{nV}/\sqrt{\text{Hz}}$   
500 10K has less noise contribution



Sheet: /opamp\_amp/  
File: opamp\_amp.kicad\_sch


**Title:**

Size: A4  
KiCad E.D.A. 9.0.7

Date:

**Rev:**  
Id: 7/12






10V current: 1mA  
3.3V current: 35mA  
3.0V current: 27mA  
5V current: 750mA

Resistive splitter (-6 dBm)


+2 dBm output

Gain: 32 dB  
34dBm P1dB  
650mA current 25dBm output  
750mA current 28dBm output



3.0V current: 70mA

|                                    |          |      |
|------------------------------------|----------|------|
| Sheet: /rx1/<br>File: rx.kicad_sch |          |      |
| Title:                             |          |      |
| Size: A4                           | Date:    | Rev: |
| KiCad E.D.A. 9.0.7                 | Id: 9/12 |      |



Sheet: /rx2/  
File: rx.kicad\_sch

**Title:**


Size: A4

Date:


Rev:

KiCad E.D.A. 9.0.7

Id: 10/12



This is the prev design:  
NB3N551 is obs.  
Also this txo is generating pure sin.  
ADC might need cmos like input not sin.  
That could be the reason of duty stabilizer.



Sheet: /clock/  
File: clock.kicad\_sch

# Title:

Size: A4  
KiCad E.D.A. 9.0.7

Date:

Rev:

Id: 11/12