

































In the Artix-7 data sheet it states that the recommended power-on sequence is VCCINT, VCCBRAM, VCCAUX, and VCCO. 1v0 first 1v8 then 3v3 is the sequence so use power good



Sheet: /power/		
File: power.kicad_sch		
Title:		
Size: A4	Date:	Rev:
KiCad E.D.A. 9.0.7		Id: 5/12



IMPORTANT: BALUN is 50:50 so output is differential 50 ohm.
Also ADL5802 expects 50 ohm differential as well.
Therefore if trace width spacing changes at that part!!!


Sheet: /mixer/
File: mixer.kicad_sch

Title:

Size: A4
KiCad E.D.A. 9.0.7

Date:

Rev:
Id: 6/12



FPGA FIR Filter works perfectly.
Second stage is removed

Sheet: /if/
File: if.kicad_sch


Title:


Size: A4 Date:

KiCad E.D.A. 9.0.7

Rev:

Id: 7/12






Sheet: /rx1/
File: rx.kicad_sch

Title:

Size: A4
KiCad E.D.A. 9.0.7

Date:

Rev:
Id: 9/12



Sheet: /rx2/
File: rx.kicad_sch

Title:


Size: A4

Date:


KiCad E.D.A. 9.0.7

Rev:

Id: 10/12



This is the prev design:
NB3N551 is obs.
Also this txo is generating pure sin.
ADC might need cmos like input not sin.
That could be the reason of duty stabilizer.



DC removing cap might be needed.
Place 10nF cap or 0 ohm resistor.
TXO is clipped sine this time.

Sheet: /clock/
File: clock.kicad_sch

Title:

Size: A4
KiCad E.D.A. 9.0.7

Date:

Rev:

Id: 11/12