

Computer Organization

1. The input fields of each pipeline register:

```
46 // IF/ID
47 wire [32-1:0] ID_PC_add1, ID_instr;
48
49 Pipeline_Register #(.size(64)) IF_ID(
50     .clk_i(clk_i),
51     .rst_i(rst_n),
52     .data_i({PC_add1, instr}),
53     .data_o({ID_PC_add1, ID_instr})
54 );

88 // ID/EX
89 wire [32-1:0] EX_PC_add1, EX_signextend, EX_ReadData1, EX_ReadData2;
90 wire EX_ALUSrc, EX_Branch, EX_MemRead, EX_MemWrite, EX_RegWrite;
91 wire [3-1:0] EX_ALUOP;
92 wire [21-1:0] EX_instr_20_0;
93 wire [2-1:0] EX_RegDst, EX_MemtoReg;
94
95 Pipeline_Register #(.size(161)) ID_EX(
96     .clk_i(clk_i),
97     .rst_i(rst_n),
98     .data_i({ID_PC_add1, signextend, ReadData1, ReadData2, ALUSrc, Branch, MemRead, MemWrite, RegWrite,
99             MemtoReg, ALUOP, ID_instr[20:0], RegDst}),
100     .data_o({EX_PC_add1, EX_signextend, EX_ReadData1, EX_ReadData2, EX_ALUSrc, EX_Branch,
101             EX_MemRead, EX_MemWrite, EX_RegWrite, EX_MemtoReg, EX_ALUOP, EX_instr_20_0, EX_RegDst})
102 );

141 // EX/MEM
142 wire [5-1:0] MEM_WriteReg_addr;
143 wire [32-1:0] MEM_PC_add2, MEM_ALUResult, MEM_ReadData2;
144 wire MEM_Branch, MEM_zero, MEM_MemWrite, MEM_RegWrite, MEM_MemRead;
145 wire [2-1:0] MEM_MemtoReg;
146
147 Pipeline_Register #(.size(108)) EX_MEM(
148     .clk_i(clk_i),
149     .rst_i(rst_n),
150     .data_i({WriteReg_addr, PC_add2, ALUResult, EX_ReadData2, EX_Branch, zero, EX_MemWrite, EX_RegWrite, EX_MemRead, EX_MemtoReg}),
151     .data_o({MEM_WriteReg_addr, MEM_PC_add2, MEM_ALUResult, MEM_ReadData2, MEM_Branch,
152             MEM_zero, MEM_MemWrite, MEM_RegWrite, MEM_MemRead, MEM_MemtoReg})
153 );

165 // MEM/WB
166 wire [5-1:0] WB_WriteReg_addr;
167 wire [32-1:0] WB_DM_ReadData, WB_ALUResult;
168 wire WB_RegWrite;
169 wire [2-1:0] WB_MemtoReg;
170
171 Pipeline_Register #(.size(72)) MEM_WB(
172     .clk_i(clk_i),
173     .rst_i(rst_n),
174     .data_i({MEM_WriteReg_addr, DM_ReadData, MEM_ALUResult, MEM_RegWrite, MEM_MemtoReg}),
175     .data_o({WB_WriteReg_addr, WB_DM_ReadData, WB_ALUResult, WB_RegWrite, WB_MemtoReg})
176 );
```

2. Compared with lab4, the extra modules:

```
1 module Pipeline_Register( clk_i, rst_i, data_i, data_o);
2
3 // I/O ports
4 input clk_i, rst_i;
5 input [size-1:0] data_i;
6 output reg [size-1:0] data_o;
7
8 parameter size = 0;
9
10 // Writing data when positive edge clk_i
11 always @(negedge rst_i or posedge clk_i) begin
12     if (~rst_i)
13         data_o <= 0;
14     else
15         data_o <= data_i;
16 end
17
18 endmodule
```


Pipeline_Register，用來傳送在下一階段(或以後)需要用到的值。

3. Explain your control signals in **sixth cycle** (both test patterns C0_P5_test_data1 and C0_P5_test_data2 are needed):

Picture:

C0_P5_test_data1	C0_P5_test_data2
Regwrite = 1	Regwrite = 1
MemtoReg = 0	MemtoReg = 0
MemWrite = 0	MemWrite = 0
MemRead = 0	MemRead = 0
Branch = 0	Branch = 0
ALUSrc = 0	ALUSrc = 1
ALUOp0 = 0	ALUOp0 = 1
ALUOp1 = 1	ALUOp1 = 1
RegDst = 1	RegDst = 0

4. Problems you met and solutions:



在 spec 架構圖上，WB 階段的 multiplexer 處理方式和前幾次作業不同，需要調整 decoder 的 control signal 或調整接線位置。

5. Summary:

本次作業模擬未處理 hazard 的 pipeline CPU.