Quiz 04 - Requires Respondus LockDown Browser + Webcam

Due Dec 7 at 11:59pm **Points** 5 **Questions** 20

Available Dec 6 at 6am - Dec 7 at 11:59pm 1 day

Time Limit 45 Minutes

Allowed Attempts 2 Requires Respondus LockDown Browser

Instructions

- 1. Lecture 19-23.
- 2. Open book / note quiz.
- 3. You can use your own blank scratch paper to solve problems.
- 4. You can use calculator.
- 5. You have total 45 minutes per attempt to complete this quiz.

[For respondus monitor system ID check, you can use tower card, library card, driving license or any other valid ID card]

This quiz was locked Dec 7 at 11:59pm.

Attempt History

	Attempt	Time	Score
LATEST	Attempt 1	44 minutes	5 out of 5

(!) Correct answers are hidden.

Score for this attempt: **5** out of 5 Submitted Dec 7 at 5:50pm This attempt took 44 minutes.

Question 1

0.25 / 0.25 pts

Arrange type of memory / data storage in descending order of their access time. Rank-1 is the slowest.

Rank

Device Type

1	[Select]	\$	
2	Memory Cards		
3	Main Memory		
4	[Select]	\$	
5	[Select]	\$	
Answer 1:			
Magnetio	c Tape		
Answer 2:			
Memory	Cards		
Answer 3:			
Main Me	mory		
Answer 4:			
Cache M	lemory		
Answer 5:			
Register	Files		

Question 2	0.25 / 0.25 pts
Regarding storage / memory select true statement(s)	
☐ Magnetic tape storage is part of on-board storage in r	modern computers.
✓ Cache memory is a type of associative memory	
✓ DRAM memory needs refresh cycle to regenerate da	ta stored inside it.
Concept of access time is different in random vs. non rar	·

Question 3	0.25 / 0.25 pts
What do(es) keep hit rate high in cache memory?	
Smaller block size	
✓ Temporal Locality	
☑ Bigger size cache memory, especially with full association	ve cache memory
☐ Higher clock speed for cache memory	

Cache memory is slower than main memory

Question 4

Spatial Locality

0.25 / 0.25 pts

A cache memory has 2ns access time with 450ns per miss. If 5000 memory access has 0.75 hit rate, what will be total memory access time in millisecond unit (write exact value - no unit)?

0.5725

Question 5

0.25 / 0.25 pts

A 4GB byte addressable main memory (32-bit system) is divided into block of size 1024 bytes. Processor wants to access a memory location 0xFC347004. Corresponding block is found in cache. Which index, within this block, will be accessed? [Answer in decimal number]

4


0.25 / 0.25 pts **Question 6** Assume a 24-bit computing system has a cache system with 256 cache lines. A block address of 0xA2CF5B is being accessed. Cache line 0x 5B will be accessed in this case with tag 0x A2CF Answer 1: 5B Answer 2: A2CF

Question 7	0.25 / 0.25 pts
•	ock size of 1024 bytes. It uses e total size of cache memory in
1,028	

Question 8	0.25 / 0.25 pts
Regarding cache memory, select true statement(s).	
Cache memory always needs quotient and remainder general division circuit) to translate block address into cache line inde	`
as downloaded by 100000840336132 from CourseHero.com on 10-14-2024 12:53:03 GMT	-05:00

This study source w

purpose	bits in cache memory is used for cache memory book keeping e.
□ Cac	he line is replaced upon cache hit.
-	cache system, memory address to cache line mapping is always p-one mapping.
	ay associative cache, memory addresses to cache lines mapping is o-one mapping.



Question 10	0.25 / 0.25 pts
Related to cache miss handling select true statement(s)	
✓ Write operation is faster in a cache deploying write back	policy.
Only cache miss during write operation needs to write back of lower level memory in cache implementing write back policy. was downloaded by 100000840336132 from CourseHero.com on 10-14-2024 12:53:03 GMT	

This study source

 Cache miss is handled only by contr 	ol unit of the processor.
Write back policy is easier to implement	in hardware than write through policy.
✓ Write buffer in MMU helps to avoid cont write using write through policy.	roller stall upon cache miss during
Question 11	0.25 / 0.25 pts
Harris and the Paris C. H. Anna Caff	
How many cache line a fully associative	e cache has?
	e cache has? 0.25 / 0.25 pts
1	0.25 / 0.25 pts
Question 12 What would be mapping type between	0.25 / 0.25 pts
Question 12 What would be mapping type between lines in a set associative cache?	0.25 / 0.25 pts
Question 12 What would be mapping type between lines in a set associative cache? One to one	0.25 / 0.25 pts

Question 13

0.25 / 0.25 pts

What is limit of virtual memory size in a computing system?

on.
0.25 / 0.25 pts
tem's main memory.
stems.
pace of the system.
0.25 / 0.25 pts
gies, which one is the

What is the associativity of page table? None of these Set associative One way associative Fully associative

0.25 / 0.25 pts

In a computing system deploying virtual memory, there are 1M (2²⁰) page table entries per process. Each entry has 48 bits. At one time, all the page tables for all active processes are consuming total 6GB space in main memory. How many active processes are there at this time?

1,024

Question 17

Which register in processor holds address to page table for a process? Global pointer register Translation look-aside buffer None of these Stack pointer register Page table register

Question 19	0.25 / 0.25 pts
What is the associativity of a TLB?	
 Set associative 	
Fully associative	
None of these	
One way associative	

Question 20	0.25 / 0.25 pts
Regarding virtual memory system, select true statement(s) following.	from the
✓ TLB is a cache for page table.	
Systems using virtual memory does not use cache system.	
Write through is the most effective strategy to sync content acrevirtual memory system.	ross hierarchy in
✓'Cache miss' in context of cache is same as 'page fault' in contemptory.	ext of virtual
Page faults are handled by hardware.	

Quiz Score: 5 out of 5