Quiz 03 - Requires Respondus LockDown Browser + Webcam

Due Nov 16 at 11:59pm **Points** 5 **Questions** 20

Available Nov 15 at 6am - Nov 16 at 11:59pm 1 day

Time Limit 45 Minutes

Allowed Attempts 2 Requires Respondus LockDown Browser

Instructions

- 1. Lecture 12-18.
- 2. Open book / note quiz.
- 3. You can use your own blank scratch paper to solve problems.
- 4. You can use calculator.
- 5. You have total 45 minutes per attempt to complete this quiz.

[For respondus monitor system ID check, you can use tower card, library card, driving license or any other valid ID card]

Attempt History

	Attempt	Time	Score	
KEPT	Attempt 2	3 minutes	5 out of 5	
LATEST	Attempt 2	3 minutes	5 out of 5	
	Attempt 1	17 minutes	4.63 out of 5	

(!) Correct answers are hidden.

Score for this attempt: **5** out of 5 Submitted Nov 16 at 11:38am This attempt took 3 minutes.

Question 1	0.25 / 0.25 pts
Which of the following component(s) do(es) determined designed sequential?	mine that ALU must be
☐ bit shifter	
vas downloadec Hiyi 19500840336132 from CourseHero.com on 10-14-2024 12:5	52:15 GMT -05:00

This study source

□ multiplier
□ adder / subtractor

Question 2 Select statement(s) which is (are) true. Instruction register is a component in control path Control signal is Boolean function of processor state. Control signals are generated by data path. Data path carries information to be processed though various data processing / storage elements.

Question 3	0.25 / 0.25 pts
How many states does our Project II processor have?	
5	

Question 4 0.25 / 0.25 pts

Assume our project II is using ALU as described in lecture 11. This processor is going execute 'sll r10, r5, 10' next. How many cycle will this processor take to complete this instruction?

14

Question 5	0.25 / 0.25 pts
Which component is used to resolve data path conflict?	
Line Decoder	
○ Shifter	
Multiplexer	
O XOR Logic Gate	

Question 6 Select statement(s) which is (are) true. It is sufficient to include only logic operations in ALU to build a processor. Processor supporting divide operation can be designed using single clock per state transition. Frequency of clock used in processor with one cycle per state tends to be slower. Processor architecture is independent on ISA

Question 7 0.25 / 0.25 pts

A byte addressable memory contains 0x24 0x4A 0x3E 0x87 0x2A 0x5A 0xA5 0x71 from address 0x10010024. A processor following little endian system, is accessing an word from address 0x10010026. The value of the word is 0x

5A2A873E

nswer 1:	
5A2A873E	
Make sure to use UPPER CASE for hex digit.	
Make sure to use UPPER CASE for nex digit.	

Question 8	0.25 / 0.25 pts
For a processor, a single store word (sw) operation is activities. What is the addressing mode corresponding to this	· ·
 Displacement 	
Indirect	
O Register	
Register Indirect	

Question 9	0.25 / 0.25 pts
Which of these addressing modes do not involve memory a	access?
✓ Immediate	
✓ Register	
Displacement	
Stack	

Question 10 0.25 / 0.25 pts

□ CISC needs more memory for program	storage compare to RISC.
☐ RISC Supports variable length instructi	on format
Substantially large number of addressing to RISC.	node is available in CISC compare
✓ RISC contains elementary operation se	ets only
Question 11	0.25 / 0.25 pts
What is the type of primary performance	gain if a system is upgraded with
	gain if a system is upgraded with
faster processor?	gain if a system is upgraded with
faster processor? None	gain if a system is upgraded with
faster processor? None Response Time	gain if a system is upgraded with
Response TimeBoth response time and throughput	gain if a system is upgraded with
faster processor? None Response Time Both response time and throughput Throughput	0.25 / 0.25 pts
faster processor? None Response Time Both response time and throughput Throughput Question 12 What is the type of primary performance	0.25 / 0.25 pts

 Throughput 			

Question 13	0.25 / 0.25 pts
A system is running benchmark program to measure per processor. Which metric should we measure in this run'	
System CPU time	
User + System CPU time	
User CPU time	
Elapsed time from start to finish	

Determine impact on processor performance (+ve / -ve / neutral) of these following metrics. Increase in clock frequency +ve Increase in CPI -ve Increase in number of instructions +ve More number of pipeline stages

Question 15 0.25 / 0.25 pts

Algorithm	
□ ISA	
✓ Programming Language	
Question 16	0.25 / 0.25 pts
What is the amount of performance improve	ement of a n-stage pipelined
processor compare to its non-pipelined imp	lementation?
orocessor compare to its non-pipelined imp	lementation?
	lementation?
○ n	lementation?
Little more than n	elementation?
nLittle more than n2nAlmost n	
n Little more than n	0.25 / 0.25 pts

This study source was downloaded by 100000840336132 from CourseHero.com on 10-14-2024 12:52:16 GMT -05:00

Structural hazard of accessing register file

Control Hazard

Question 19

0.25 / 0.25 pts

The following two pieces of code are executed on a 5 stage pipelined processor.

Code-A: Counting sum of 1 to 100 using a for loop.

Code-B: Looping through 100 values and printing if values are +ve or -ve. There is 50-50 chance of value being +ve or -ve.

Assume this processor always predicts 'branch is taken'. Which code does suffer more from purging / aborting instruction on fly?

nei	ıffi.	اماد	nt	info	rma	iton
HISU	HHIC	леі	HL	IIIIO	IIIIa	ILOH

Code B

Code A
Both will suffer equal

Question 20	0.25 / 0.25 pts
Select statement(s) which is (are) true.	
Cluster computing does not provide high availability to user	'S
✓ Multi core systems are special type of SMP system	
☐ SPARC T1 is an example of SMP system using shared bus	architecture.
NUMA architecture is hybrid of SMP and Distributed Syster	n

Quiz Score: 5 out of 5