

RZ/N2L Group

RZ Arm-based High-end 32 & 64-bit MPUs

R01DS0397EJ0120 Rev.1.20 Sep 30, 2022

200/400 MHz, Arm[®] Cortex[®]-R52 on-chip FPU and NEON[™], 1.5 MB of on-chip SRAM, Ethernet MAC, EtherCAT, USB 2.0 high-speed, CAN/CANFD, various communications interfaces such as an xSPI and ΔΣ interface, and security functions

Features

- On-chip 32-bit Arm Cortex-R52 processor
 - High-speed realtime control with operating frequency of 200/400
 - On-chip Single 32-bit Arm Cortex-R52 (revision r1p2)
 - Tightly coupled memory (TCM) with ECC
 CPU0: 128 KB/128 KB
 - Instruction cache/data cache with ECC
 - CPU0: 16 KB per cache

 - High-speed interrupt
 The FPU supports addition, subtraction, multiplication, division, multiply-and-accumulate, and square-root operations at singleprecision and double-precision.
 - The NEON, Advanced SIMD, supports integer or single precision results.
 - Harvard architecture with 8-stage pipeline

 - Supports the memory protection unit (MPU)
 Arm CoreSight architecture, includes support for debugging through JTAG and SWD interfaces.

■ Low power consumption

· Standby mode and module stop function

On-chip SRAM

- 1.5 MB of the on-chip SRAM with ECC
- 150/200 MHz
- Data transfer
 - DMAC: 8 channels × 2 units

■ Event link controller

- Module operations can be started by event signals rather than by interrupt handlers.
- Linked operation of modules is available even while the CPU is in the standby state.

■ Reset and power supply voltage control

· Four reset sources including a pin reset

Clock functions

- External clock/oscillator input frequency: 25 MHz
 CPU clock frequency: 200/400 MHz or 150/300 MHz
- System clock frequency: 200 MHz or 150 MHz
- Low-speed on-chip oscillator (LOCO): 240 kHz

Safety functions

- Register write protection, input clock oscillation stop detection and
- Master Memory Protection Unit (MPU)

Security functions (optional)

- · Boot mode with security through encryption
- JTAG authentication
- Cryptologic accelerator
- TRNG

Various communications interfaces

- Ethernet
- EtherCAT slave Controller: 3 ports
- Ethernet switch: 3 ports - Ethernet MAC: 1 port

- USB 2.0 high-speed host/functions: 1 channel
 CAN/CANFD (compliant with ISO11898-1): 2 channels
- SCI with 16-byte transmission and reception FIFOs: 6 channels • I2C bus interface: 3 channel for transfer at up to 400 kbps
- SPI: 4 channels
- xSPI: 2 channels

External host interfaces

- Serial host interface (SHOSTIF)
- Parallel host interface (PHOSTIF)

External address space

- · Buses for high-speed data transfer at up to 100 MHz
- Support for up to 4 CS areas
- 8- or 16-bit bus space is selectable per area

■ Up to 35 extended-function timers

- 16-bit × 8 + 32-bit MTU3 (9 channels), 32-bit GPT (18 channels): Input capture, output compare, PWM waveform output
- 16-bit CMT (6 channels), 32-bit CMTW (2 channels)

ΛΣ interface

• Up to 6 $\Delta\Sigma$ modulators are connectable externally.

■ Trigonometric function unit

- · Simultaneous calculation of sine and cosine
- Simultaneous calculation of arctangent and hypot_k

■ 12-bit A/D converter

- 12 bits × 2 unit (4 channels for unit 0, 8 channels for unit 1)
- Temperature sensor for measuring temperature within the

■ General-purpose I/O ports

- Input pull-up/pull-down
- The locations of input/output functions for peripheral modules are selectable from among multiple pins.

■ Operating temperature range

• $Tj = -40 \text{ to } +125^{\circ}\text{C}$

1. Overview

1.1 Outline of Specifications

The MPU is a high-performance ASSP that has Arm Cortex[®]-R52 processor with Floating-Point Unit (FPU) and NEON[™]. It incorporates integrated peripheral functions necessary for system configuration.

Table 1.1 CPU

Feature	Functional description
Arm® Cortex®-R52	 Single processor Operating frequency – 200 MHz/400 MHz (in case of 200 MHz system clock) – 150 MHz/300 MHz (in case of 150 MHz system clock) 32-bit CPU Cortex-R52 designed by Arm (core revision r1p2) Address space: 4 GB Instruction cache – 16 KB (with ECC) Data cache – 16 KB (with ECC) Tightly coupled memory (TCM) – ATCM: 128 KB (with ECC) 0 wait – BTCM: 128 KB (with ECC) Instruction set: Arm v8-R architecture, so support includes Thumb® and Thumb-2 Data arrangement – Instructions: Little endian – Data: Little endian 2-stage memory protection unit (MPU)
FPU	 Supports addition, subtraction, multiplication, division, multiply-and-accumulate, and square-root operations at single- and double-precision. Registers 64-bit single-word registers: 64 bits × 32 (can be used as 16 double-word registers: 128 bits × 16)
NEON	The Advanced SIMD supporting integer or single precision results

Table 1.2 Memory

Feature	Functional description
On-chip system SRAM with ECC	 Capacity: Up to 1.5 MB (512 KB × 3 units) (with ECC) Operating frequency: 150 MHz/200 MHz SEC-DED (single error correction/double error detection) Error injection supported
One-time programmable memory	Overwrite protection Redundancy support Available information Unique ID Authentication settings Trimming data Boot mode setting User area

Table 1.3 System (1 of 2)

Feature	Functional description
Operating modes	The operating mode can be selected from the following eight boot modes: • xSPI0 boot mode (CS0 × 1 boot Serial Flash) • xSPI0 boot mode (CS0 × 8 boot Serial Flash) • 16-bit bus boot mode (CS0 NOR Flash) • SHOSTIF boot mode • PHOSTIF boot mode • xSPI1 boot mode (CS0 × 1 boot Serial Flash) • SCI boot mode • USB boot mode

Table 1.3 System (2 of 2)

Feature	Functional description
Clock generation circuit	The input clock can be selected from an external clock or external resonator. Detection of input clock oscillation stopping The following clocks are generated: CPU0 clock: System clock ×1 or ×2 System clock: 150 or 200 MHz High-speed peripheral module clock: 150 or 200 MHz Middle-speed peripheral module clock: 75 or 100 MHz Low-speed peripheral module clock: 37.5 or 50 MHz ADC clock in the 12-bit A/D converter: 25 or 18.75 MHz External bus clock: 100 MHz (max.) Low-speed on-chip oscillator: 240 kHz (fixed)
Reset	RES# pin reset, software reset, error reset, CPU0 software reset
Low-power consumption function	Standby mode (Cortex-R52)Module stop function
Interrupt controller (ICU)	 Peripheral function interrupts: 423 sources External interrupts: 16 sources (IRQ0 to IRQ15 pins) Software interrupts: 8 sources Non-maskable interrupts: 1 sources 32 levels specifiable for the order of priority
Bus state controller (BSC)	 The external address space is divided into four areas (CS0, CS2, CS3, and CS5) for management. The following features are configurable for each area independently: Bus size (8 or 16 bits): Available sizes depend on the area. Number of access wait cycles (different wait cycles can be specified for read and write access cycles in some areas). Idle wait cycle insertion (between same area access cycles or different area access cycles). Specifying the memory to be connected to each area enables direct connection to SRAM, SRAM with byte selection, SDRAM, and burst ROM (clocked synchronous or asynchronous). The address/data multiplexed I/O (MPX) interface is also available. Outputs a chip select signal (CS0# to CS5#) according to the target area (CS assert or negate timing can be selected by software). Connectable memory type for each area CS0: SRAM, burst ROM CS2: SRAM CS2 + CS3: SRAM, SDRAM (CS2 only for SDRAM is not supported) CS3: SRAM, SDRAM CS5: SRAM, MPX-IO SDRAM refresh Auto refresh or self-refresh mode selectable SDRAM burst access

Table 1.4 Direct memory access

Feature	Functional description
Direct memory access controller (DMAC)	 2 unit (8 channels each unit) Transfer modes: Single transfer mode and block transfer mode Transfer size Unit 0: 1/2/4/8/16/32/64 bytes Unit 1: 1/2/4/8/16/32 bytes Activation sources: Software trigger, external DMA requests (DREQ), external interrupts, and interrupt requests from peripheral functions

Table 1.5 I/O Ports

Feature	Functional description
General-purpose I/O ports	225-pin FBGA - I/O pins: 134 - Input pins: 1 - Pull-up/pull-down resistors: 135 121-pin FBGA - I/O pins: 71 - Input pins: 0 - Pull-up/pull-down resistors: 71 The locations of input/output functions are selectable from among multiple pins.

Table 1.6 Event link

Feature	Functional description
Event link controller (ELC)	 Up to 217 event signals can be interlinked with the operation of modules. In particular, the operation of timer modules can be started by input event signals. Event-linked operation of signals of ports 16 and port 18 is to be possible.

Table 1.7 Timers (1 of 2)

Feature	Functional description
Multi-function timer pulse unit 3 (MTU3)	 9 channels (16 bits × 8 channels, 32 bits × 1 channel) Maximum of 28 pulse-input/output and 3 pulse-input possible Select from among 10, 11, 12, or 14 counter-input clock signals for each channel (with maximum operating frequency of 200 MHz) Input capture function 39 output compare/input capture registers Counter clear operation (synchronous clearing by compare match/input capture) Simultaneous writing to multiple timer counters (TCNT) Simultaneous register input/output by synchronous counter operation Buffered operation Support for cascade-connected operation Automatic transfer of register data Pulse output mode Toggle/PWM/complementary PWM/reset-synchronized PWM Complementary PWM output mode Outputs non-overlapping waveforms for controlling 3-phase inverters Automatic specification of dead times PWM duty cycle: Selectable as any value from 0% to 100% Delay can be applied to requests for A/D conversion. Non-generation of interrupt requests at peak or trough values of counters can be selected. Double buffer configuration Reset synchronous PWM mode Three phases of positive and negative PWM waveforms can be output with desired duty cycles. Phase-counting mode: 16-bit mode (channels 1 and 2), 32-bit mode (channels 1 and 2 in cascade connection) Counter functionality for dead-time compensation Generation of triggers for A/D converter conversion A/D converter start triggers can be skipped Digital noise filter function for signals on the input capture and external counter clock pins Event linking by the ELC
General PWM timer (GPT)	 32 bits × 18 channels Counting up or down (saw-wave), counting up and down (triangle-wave) selectable for all channels Select from among four counter-input clock signals for each channel (with maximum operating frequency of 200 MHz) 2 input/output pins per channel 2 output compare/input capture registers per channel For the 2 output compare/input capture registers of each channel, 4 registers are provided as buffer registers and are capable of operating as comparison registers when buffering is not in use. In output compare operation, buffer switching can be at peaks or troughs, enabling the generation of laterally asymmetrically PWM waveforms. Registers for setting up frame intervals on each channel (with capability for generating interrupts on overflow or underflow) Synchronizable operation of the several counters Modes of synchronized operation (synchronized, or displaced by desired times for phase shifting) Generation of dead times in PWM operation Through combination of 3 counters, generation of automatic 3-phase PWM waveforms incorporating dead times Starting, clearing, stopping, switching, up/down counters, and input capture in response to external or internal triggers Starting, clearing, stopping, switching, up/down counters, and input capture in response to input level comparison Internal trigger sources: software and compare-match Generation of triggers for A/D converter conversion Digital noise filter function for signals on the input capture and external trigger pins Event linking by the ELC

Table 1.7 Timers (2 of 2)

Feature	Functional description
Compare match timer (CMT)	(16 bits × 2 channels) × 3 units Select from among four counter-input clock signals for each channel (with maximum operating frequency of 50 MHz)
Compare match timer W (CMTW)	(32 bits × 1 channel) × 2 units Compare-match, input-capture input, and output-comparison output are available. Select from among four counter-input clock signals for each channel (with maximum operating frequency of 50 MHz) Interrupt requests can be output in response to compare-match, input-capture, and output-comparison events.
Watchdog timer (WDT)	14 bits × 1 channel Select from among six counter-input clock signals for each channel (with maximum operating frequency of 50 MHz)
Port output enable 3 (POE3)	 Control of the high-impedance state of the MTU3 waveform output pins 5 pins for input from signal sources: POE0#, POE4#, POE8#, POE10#, POE11# Initiation on detection of short-circuited outputs (detection of simultaneous PWM output to the active level) Initiation by input clock oscillation-stoppage detection, PLL oscillation anomaly detection, DSMIF error detection, or software Additional programming of output control target pins is enabled
Port output enable for GPT (POEG)	 Controlling the output disable for GPT waveform output Initiation by input level detection of GTETRG pins Initiation by output disable request from GPT Initiation by detection of oscillation stop, DSMIF error, or by software
Real time clock (RTC)	A 100 year calendar from 2000 to 2099 BCD code display Clock source is division of main oscillator or PLL. Automatic adjustment function for leap years

Table 1.8 Communication interfaces (1 of 3)

Feature	Functional description
Ethernet MAC (GMAC)	 1 port IEEE802.3 IEEE1588-2008 IEEE802.3-az-2010 for EEE 10BASE, 100BASE, and 1000BASE supported Full duplex and half duplex are supported Programmable frame length to support both standard and jumbo frames up to 16 KB 17 MAC address registers for the address filter block Variety of flexible addresses filtering modes are supported Advanced IEEE 1588-2002 & 2008 Ethernet frame time-stamping supported MII/RMII/RGMII interface is supported

Table 1.8 Communication interfaces (2 of 3)

Feature	Functional description
Ethernet switch (ETHSW)	3-port PHY interfaces IEEE802.3 Support for 10/100/1000 Mbps data transfer Full and half duplex (1000 Mbps supports full-duplex only) Hardware switching, lookup, and filtering QoS with frame prioritization Priority control based on VLAN Priority (IEEE802.1q), which enables priority reassignment Classification and priority assignment based on IPv4 DiffServ Code Point Field, IPv6 Class of Service Queue with eight priority levels Multicasting and broadcasting VLAN frame IEEE 1588-2008 compatible Programmable addition, removal and manipulation of ingress and egress VLAN tags, supporting single and double-tagged VLAN frames on each port Cut-through and hub features Device level ring (DLR) Programmable egress rate limit per port Ingress Configurable Broadcast/multicast storm protection per port IEEE802.1X source address authentication supported IEEE802.1X source address authentication supported IEEE802.1X guest VLAN supported PRP functionality (IEC 62439-3 edition 2.0-2012) Configurable Time Multiplexed (TDMA) output queue scheduler supporting real-time network infrastructures using time slots for bandwidth reservation enabling deterministic delays Pattern matchers 12 channels Independent two timer module are available for timestamping and time for TDMA. Remote monitoring through SNMP Powerlink capable hub Ingress filtering and frame header manipulation (active stream identification, flow metering) with Enhanced Frame Parser 4 additional PTP timer pulse generators MAIC to MAC connection MII/RMII/RGMII interface is supported Interface is supported
EtherCAT slave controller (ESC)*1 USB 2.0 HS host/function module	1 channel (3 ports) EtherCAT Slave Controller IP core (made by Beckhoff Automation GmbH) implemented MII/RMII/RGMII interface is supported by external RGMII converter. 1 port Compliance with the USB 2.0 specification OTG support Transfer rate High speed (480 Mbps), full speed (12 Mbps), low speed (1.5 Mbps, host only) Communications buffer Incorporates 1 KB of RAM for host mode Incorporates 8 KB of RAM for function mode DMAC (2 channels) incorporated
Serial communication interface (SCI)	6 channels 5 communication mode Asynchronous interfaces 8-bit clock synchronous interface Simple I2C (master-only) Simple SPI Smart card interface Clock source is select from among four internal clock signals Bit rate specifiable with the on-chip baud rate generator Full-duplex and half-duplex communication Data length: 7 to 9 bits (Asynchronous mode) Bit rate modulation Double speed mode Loopback function to enable self-diagnosis (Asynchronous, Clock synchronous mode)
I ² C bus interface (IIC)	 3 channels Communication formats: I2C bus format or SMBus format Master or slave mode selectable Supports the multi-master Maximum transfer rate: 400 kbps (Standard mode and Fast mode)

Table 1.8 Communication interfaces (3 of 3)

Feature	Functional description
CAN-FD module (CANFD)	 2 channels Comply with CAN-FD ISO 11898-1 (2015) Communication speed Classical CAN mode: 1 Mbps CAN FD mode: Nominal bit rate: max. 1 Mbps Data bit rate: max. 8 Mbps Total 192 message buffers (in case frame size is 76 bytes) Individual buffers: 64 for TX Shared buffers: 128 for TX and RX including FIFO Selectable ID type with 11-bit Standard and 18-bit Extended Selectable Frame type: Data Frame and Remote Frame Up to 256 receive rules
Serial peripheral interface (SPI)	 4 channels SPI transfer facility Using the MOSI (master out slave in), MISO (master in slave out), SSL (slave select), and RSPCK (SPI clock) signals enable serial transfer through SPI operation (four lines) or clock-synchronous operation (three lines) Capable of handling serial transfer as a master or slave Data formats Switching between MSB first and LSB first The number of bits in each transfer can be changed to any number of bits from 8 to 16, or 20, 24, or 32 bits. 128-bit buffers for transmission and reception Up to four frames can be transmitted or received in a single transfer operation (with each frame having up to 32 bits) Buffered structure
Expanded serial peripheral interface (xSPI)	 2 channels Comply with JESD251 Multiple slave up to 2 slaves (channel 0 only) Protocol mode: 1/4/8pin with SDR/DDR 1S-1S-1S, 4S-4D-4D, 8D-8D-8D Support OctaFlash, OctaRAM, HyperFlash and HyperRAM Protocol mode: 2/4pin with SDR compatible with QSPI 1S-2S-2S, 2S-2S-2S 1S-4S-4S, 4S-4S-4S Configurable address length Configurable initial access latency cycle Support XiP mode Support up to 64 MB address space each CS Prefetch function for burst-read with low latency Outstanding buffer for burst-write with high throughput Manual command configurable up to 4 commands Output clock/input strobe port timing shift Automatic command after released reset: up to 4 commands

Note 1. EtherCAT is a registered trademark of Beckhoff Automation GmbH, Germany.

Table 1.9 Analog

Feature	Functional description		
12-bit A/D converter (ADC12)	 12 bits × 2 units (unit 0: 4 channels, unit 1: 8 channels) 12-bit resolution Conversion time 0.84 µs per channel Operating mode Scan mode (single scan mode, continuous scan mode, or 3 group scan mode) Group priority control Sample-and-hold function Common sample-and-hold circuit included In addition, channel-dedicated sample-and-hold function (3 channels: in unit 0 only) included Sampling variable Sampling time can be set up for each channel Double trigger mode (A/D conversion data duplicated) Three ways to start A/D conversion Software trigger, timer (MTU3, GPT) trigger, external trigger Event linking by the ELC 		
Temperature sensor unit (TSU)	1 channel Relative precision: ±1°C (typ)		

Table 1.10 Hardware accelerator for industrial interfaces

Feature	Functional description	
$\Delta \Sigma$ interface (DSMIF)	 3 channels × 2 units Selectable 2 inputs (U/V) or 3 inputs (U/V/W) Up to 6 ΔΣ modulators are externally connectable Sinc filter can be selected as first, second or third order 	
Trigonometric function unit (TFU)	Calculation of sine, cosine, arctangent, hypot_k ($\sqrt{x^2 + y^2}/k$) • Simultaneous calculation of sine and cosine • Simultaneous calculation of arctangent and hypot_k	

Table 1.11 Safety (1 of 2)

Feature	Functional description	
Memory protection unit (MPU)	Cortex-R52 MPU Two stages MPUs (EL2 and EL1) 24 regions each MPU Master MPU Memory protection for masters except Cortex-R52 (DMAC, USB, Ethernet MAC, CoreSight, SHOSTIF, PHOSTIF)	
Register write protection function	Protects important registers from being overwritten for in case a program runs out of control.	
CRC calculator (CRC)	 2 channels CRC code generation for arbitrary amounts of data in 8-, 16-, or 32-bit units Select any of four generating polynomials: X³² + X²⁶ + X²³ + X²² + X¹⁶ + X¹² + X¹¹ + X¹⁰ + X⁸ + X⁷ + X⁵ + X⁴ + X² + X + 1 (32-Ethernet) X³² + X²⁸ + X²⁷ + X²⁶ + X²⁵ + X²³ + X²² + X²⁰ + X¹⁹ + X¹⁸ + X¹⁴ + X¹³ + X¹¹ + X¹⁰ + X⁹ + X⁸ + X⁶ + 1 (CRC-32C) X¹⁶ + X¹⁵ + X² + 1 (CRC-16) X¹⁶ + X¹² + X⁵ + 1 (CRC-CCITT) X⁸ + X² + X + 1 (CRC-8) 	
Clock monitor circuit (CLMA)	 Monitors the abnormal output clock frequency from the PLL circuit or low-speed on-chip oscillator. Input clock oscillation stop detection: Available 	
Data operation circuit (DOC)	The function to compare, add, or subtract 16-bit data	

Table 1.11 Safety (2 of 2)

Feature	Functional description		
Isolated peripherals	Safety dedicated peripherals are available: GPT: 4 ch SCI: 1 ch IIC: 1 ch SPI: 1 ch CRC: 1 unit RTC: 1 unit GPIO: Sharable with normal GPIO On-chip system SRAM with ECC They are mapped independently from normal peripherals so that access protection can be done by EL2 MPU.		

Table 1.12 Security

Feature	Functional description		
Security*1	 Secure boot JTAG authentication SCI/USB boot authentication Cryptographic accelerators Symmetric Cipher: AES 128/192/256 bits with CBC/ECB/CTR/GCM/XTS Asymmetric Cipher: ECC 256 bits, RSA 1024/2048/3072 bits, RSAES-OAEP Hash: SHA-1, SHA-2 Message authentication: HMAC, CMAC, GMAC Signature algorithms: ECDSA with NIST P-256, RSASSA-PSS, RSASSA-PKCS1 TRNG 		

Note 1. For details, contact our sales representative.

Table 1.13 Debug

Feature	Functional description		
Debugging interface	 CoreSight architecture designed by Arm Debugging function by the JTAG/SWD interface, and trace function by the trace port interface 		

Table 1.14 External host interface

Feature	Functional description		
Serial host interface (SHOSTIF)	 Serial communication is possible in slave mode. Supported interface Motorola Serial Peripheral Interface (4-wire SPI) Enhanced SPI Modes with Dual, Quad, or Octal SPI Serial clock polarity switching Serial clock phase switching Single Data Transfer Data size is up to 32 bits × 64 burst 		
Parallel host interface (PHOSTIF)	Synchronous/Asynchronous SRAM Interface Mode Synchronous Burst SRAM Type Transfer Mode Bus width: 8 or 16 bits Synchronous relations HCKIO synchronous Write buffer Read buffer Multiplexing of addresses and data (Synchronous Burst SRAM Type only)		
Mailbox and semaphore (MBXSEM)	Eight semaphores Four 32-bit mailboxes for both external host CPU to Cortex-R52 and Cortex-R52 to external host CPU Interrupts can be generated and cleared from both external host CPU and Cortex-R52		

Table 1.15 Others

Feature	Functional description	
Power supply voltage	VDD = 1.1 V (Core) VCC18 = 1.8 V (PLL, USB, ADC, TSU) VCC33 = 3.3 V (I/O, USB) VCC1833 = 1.8 V (RGMII, xSPI) or 3.3 V (RMII/MII, xSPI*1)	
Operating temperature	Tj = -40 to +125°C	
Packages	225 pin FBGA 13 × 13 mm, 0.8-mm pitch 121 pin FBGA 10 × 10 mm, 0.8-mm pitch	

Note 1. Maximum xSPI clock frequency is 75 MHz at 3.3 V.

Function Comparison 1.2

Comparison of Functions for Different Packages Table 1.16

Module/Function		225-pin FBGA	121-pin FBGA		
CPU	ARM Cortex-R52	Single			
External bus	External bus width	8, 16 bits Not supported			
Interrupt	External interrupt	NMI, IRQ0 to IRQ15 NMI, IRQ0 to IRQ3, IRQ5 to IR IRQ11 to IRQ13			
DMA	DMA controller (DMAC)	2 units (DMAC0: 8 channels, DMAC	2 units (DMAC0: 8 channels, DMAC1: 8 channels)		
Timer	Multi-function timer pulse unit 3 (MTU3)	9 channels	9 channels ^{*1}		
	General PWM timer (GPT)	18 channels	18 channels*1		
	Compare match timer (CMT)	6 channels			
	Compare match timer W (CMTW)	2 channels	2 channels*1		
	Watchdog timer	1 channel			
	Port output enable 3 (POE3)	Available	Available*1		
	Port output enable for GPT (POEG)	Available	Available*1		
	Real time clock (RTC)	Available			
Communication	Ethernet MAC (GMAC)	1 port			
function	Ethernet switch (ETHSW)	3 ports (PHY interface)	2 ports (PHY interface)		
	EtherCAT slave controller (ESC)	3 ports	2 ports		
	USB 2.0 HS host/function module (USB)	1 port	Not supported		
	Serial communication interface (SCI)	6 channels	5 channels*1		
	I2C bus interface (IIC)	3 channels	3 channels		
	CANFD module (CANFD)	2 channels	2 channels*1		
	Serial peripheral interface (SPI)	4 channels	2 channels*1		
	Expanded serial peripheral interface (xSPI)	2 channels (1.8 V or 3.3 V)	1 channel*1 (3.3 V)		
$\Delta\Sigma$ interface (DSMIF)		2 units (DSMIF0: 3 channels, DSMIF1: 3 channels)	2 units (DSMIF0: 2 channels, DSMIF1: 2 channels)		
Trigonometric fur	nction unit (TFU)	Available			
12-bit A/D conve	rter (ADC12)	2 units (ADC120: 4 channels, ADC121: 8 channels)	Not supported		
Temperature sen	sor unit (TSU)	Available			
CRC calculator (CRC)	2 channels			
Clock monitor circuit (CLMA)		Available			
Data operation circuit (DOC)		Available			
Security*3		Optional			
One-time programmable memory (OTP)		Available			
External host interface	Serial host interface (SHOSTIF)	1 channel	1 channel ^{*2}		
ппенасе	Parallel host interface (PHOSTIF)	1 channel	Not supported		
Mailbox and Semaphore (MBXSEM)		Available			
Event link controller (ELC)		Available			

Note 1. A part of external signals are not available.

Note 2. Up to quad connection

Note 3. For details, contact our sales representative.

1.3 Product Lineup

Table 1.17 Product Lineup

Group	Part Number	Package	Security
RZ/N2L R9A07G084M08GBG		PLBG0225GB-A	Available
	R9A07G084M04GBG	PLBG0225GB-A	Not available
	R9A07G084M08GBA	PLBG0121GF-A	Available
	R9A07G084M04GBA	PLBG0121GF-A	Not available

1.4 Block Diagram

Figure 1.1 shows a block diagram of the 225-pin device.




Figure 1.1 Block diagram of a 225-pin device

1.5 Pin Functions

Table 1.18 lists the pin functions.

Table 1.18 Pin functions (1 of 7)

Classification	Pin name	I/O	Description	
Power supply	VDD	Input	Power supply pin. Connect this pin to the system power supply.	
	VSS	Input	Ground pin. Connect this pin to the system power supply (0 V).	
	VCC1833_0 VCC1833_1 VCC1833_2 VCC1833_3 VCC1833_4	Input	Power supply pin for each I/O domains. (1.8 V or 3.3 V) This pin is available for BGA package product only.	
	VCC33	Input	Power supply pin for I/O pins.	
	VCC18_PLL0, VCC18_PLL1	Input	Power supply pins for the on-chip PLL oscillator	
	AVCC18_TSU	Input	Power supply pin for the temperature sensor unit	
Clock	XTAL	Output	Connected to a crystal resonator. When external clock	
	EXTAL	Input	signal is used, EXTAL pin should be driven low. XTAL pin should never be driven or loaded by anything other than crystal oscillator. The voltage level of EXTAL must not exceed core VDD (1.16 V).	
	EXTCLKIN	Input	Inputs the external clock. When a crystal resonator is connected, it should be driven low.	
	CKIO	Output	Outputs the external bus clock for external devices.	
	ETH0_REFCLK	Output	Outputs 25 MHz clock for EtherPHY 0	
	ETH1_REFCLK	Output	Outputs 25 MHz clock for EtherPHY 1	
	ETH2_REFCLK	Output	Outputs 25 MHz clock for EtherPHY 2	
	RMII0_REFCLK	Output	Outputs 50 MHz clock for RMII0	
	RMII1_REFCLK	Output	Outputs 50 MHz clock for RMII1	
	RMII2_REFCLK	Output	Outputs 50 MHz clock for RMII2	
Operating mode control	MDX	Input	This signal should be driven low.	
	MD0 to MD2	Input	Input the operating mode select signal. The signal level on these pins must not be changed during operation mode transition on release from the reset state.	
	MDV0 to MDV4	Input	Input the operating voltage select signal. The signal level on these pins must not be changed during operation mode transition on release from the reset state.	
	MDD	Input	Input the enabling JTAG authentication by hash signal. The signal level on this pin must not be changed during operation mode transition on release from the reset state.	
System control	RES#	Input	Inputs the reset signal. This MPU enters the reset state when this signal goes low.	
	BSCANP	Input	Inputs the boundary scan enable signal. Boundary scan is enabled when this pin goes high. When boundary scan is not used, this pin should be driven low.	
	RSTOUT#	Output	Outputs the reset signal externally	

Table 1.18 Pin functions (2 of 7)

Classification	Pin name	I/O	Description
Debugging interface	TRST#	Input	Test reset pin for the on-chip emulator
	TMS	I/O	Test mode select pin for the on-chip emulator Functions as the SWDIO pin in serial wire debug (SWD) mode
	TDI	Input	Test data input pin for the on-chip emulator
	TDO	Output	Test data output pin for the on-chip emulator
	TCK	Input	Test clock pin for the on-chip emulator Functions as the SWCLK pin in serial wire debug (SWD) mode
	TRACECLK	Output	Outputs the clock for synchronization with trace data
	TRACECTL	Output	Outputs the enable signal for trace control
	TRACEDATA0 to TRACEDATA7	Output	Output trace data
Bus state controller (BSC)	A25 to A0	Output	Output the address
	D15 to D0	I/O	Input and output the data
	CS0#, CS2#, CS3#, CS5#	Output	Output the chip select signal for the external memory or device.
	RD#	Output	Outputs the strobe signal which indicates a read is in progress.
	RD/WR#	Output	Outputs the strobe signal which indicates a read or write access
	BS#	Output	Outputs the status signal which indicates the start of the bus cycle
	AH#	Output	Outputs the address hold signal for the device that uses the multiplexed I/O interface
	WAIT#	Input	Inputs the external wait control signal which inserts a wait cycle into the bus cycle
	WE0#	Output	Outputs the write strobe signal to D7 to D0
	WE1#	Output	Outputs the write strobe signal to D15 to D8
	DQMLL	Output	Outputs the data mask enable signal to D7 to D0 when SDRAM is connected
	DQMLU	Output	Outputs the data mask enable signal to D15 to D8 when SDRAM is connected
	RAS#	Output	Outputs the row-address strobe signal to the SDRAM. This pin should be connected to the RAS# pin on the SDRAM.
	CAS#	Output	Outputs the column-address strobe signal to the SDRAM. This pin should be connected to the CAS# pin on the SDRAM.
	CKE	Output	Outputs the clock enable signal to the SDRAM. This pin should be connected to the CKE pin on the SDRAM.
Direct memory access controller (DMAC)	DREQ	Input	Inputs the DMA transfer request signal from the external device
	DACK	Output	Outputs the acknowledge signal which indicates acceptance of the DMA transfer request from the external device
	TEND	Output	Outputs the DMA transfer end signal
Interrupt	NMI	Input	Inputs the non-maskable interrupt request signal
	IRQ0 to IRQ15	Input	Input the external interrupt request signal

Table 1.18 Pin functions (3 of 7)

Classification	Pin name	I/O	Description
Multi-function timer pulse unit 3 (MTU3)	MTIOC0A, MTIOC0B, MTIOC0C, MTIOC0D	I/O	TGRA0 to TGRD0 input capture input, output compare output, and PWM output pins
	MTIOC1A, MTIOC1B	I/O	TGRA1 and TGRB1 input capture input, output compare output, and PWM output pins
	MTIOC2A, MTIOC2B	I/O	TGRA2 and TGRB2 input capture input, output compare output, and PWM output pins
	MTIOC3A, MTIOC3B, MTIOC3C, MTIOC3D	I/O	TGRA3 to TGRD3 input capture input, output compare output, and PWM output pins
	MTIOC4A, MTIOC4B, MTIOC4C, MTIOC4D	I/O	TGRA4 to TGRD4 input capture input, output compare output, and PWM output pins
	MTIC5U, MTIC5V, MTIC5W	Input	TGRU5, TGRV5, and TGRW5 input capture input and dead time compensation input pins
	MTIOC6A, MTIOC6B, MTIOC6C, MTIOC6D	I/O	TGRA6 to TGRD6 input capture input/output compare output/PWM output pins
	MTIOC7A, MTIOC7B, MTIOC7C, MTIOC7D	I/O	TGRA7 to TGRD7 input capture input/output compare output/PWM output pins
	MTIOC8A, MTIOC8B, MTIOC8C, MTIOC8D	I/O	TGRA8 to TGRD8 input capture input/output compare output/PWM output pins
	MTCLKA, MTCLKB, MTCLKC, MTCLKD	Input	External clock input pins for MTU3
Port output enable 3 (POE3)	POE0#, POE4#, POE8#, POE10#, POE11#	Input	Input the request signal to place the MTU3 in the high-impedance state
General PWM timer (GPT)/ Port output enable for GPT	GTETRGA, GTETRGB, GTETRGC, GTETRGD	Input	External trigger input and output-disable request input pins
(POEG)	GTETRGSA, GTETRGSB	Input	External trigger input and output-disable request input pins (SAFETY)
	GTIOC0A to GTIOC17A, GTIOC0B to GTIOC17B	I/O	Input capture input/output compare output/PWM output pins
	GTADSML0, GTADSML1, GTADSMP0, GTADSMP1	Output	Output pins for monitoring A/D conversion start requests
Compare match timer W (CMTW)	CMTW0_TIC0, CMTW0_TIC1, CMTW1_TIC0, CMTW1_TIC1	Input	CMTW input capture input pins
	CMTW0_TOC0, CMTW0_TOC1, CMTW1_TOC0, CMTW1_TOC1	Output	CMTW output compare output pins
Real time clock (RTC)	RTCAT1HZ	Output	RTC 1 Hz output pin

Table 1.18 Pin functions (4 of 7)

Classification	Pin name	I/O	Description
Serial communication interface (SCI)	SCK0 to SCK5	I/O	Clock I/O pins (clock synchronous mode/simple SPI mode/smart card mode)
	RXD0 to RXD5	Input	Input the receive data (asynchronous mode/clock synchronous mode/smart card mode)
	TXD0 to TXD5	Output	Output the transmit data (asynchronous mode/clock synchronous mode/smart card mode)
	CTS0# to CTS5#	Input	Input the start of transmission (asynchronous mode/ clock synchronous mode) active-low
	RTS0# to RTS5#	Output	Output the reception (asynchronous mode/clock synchronous mode) active-low
	SCL0 to SCL5	I/O	Input/output the I2C clocks (simple I2C mode)
	SDA0 to SDA5	I/O	Input/output the I2C data (simple I2C mode)
	MISO0 to MISO5	I/O	Input/output the data for slave transmission (simple SPI mode)
	MOSI0 to MOSI5	I/O	Input/output the data for master transmission (simple SPI mode)
	SS0# to SS5#	Input	Chip-select input pins (simple SPI mode) active-low
	DE0 to DE5	Output	Driver enable output pins (asynchronous mode)
I2C bus interface (IIC)	IIC_SCL0 to IIC_SCL2	I/O	Clock I/O pins
	IIC_SDA0 to IIC_SDA2	I/O	Data I/O pins
Ethernet	ETH0_TXCLK to ETH2_TXCLK	I/O	TX clock input pins (MII mode) TX clock output pins (RGMII mode)
	ETH0_TXD0 to ETH2_TXD0	Output	TX data 0 pins (RGMII, RMII, and MII modes)
	ETH0_TXD1 to ETH2_TXD1	Output	TX data 1 pins (RGMII, RMII, and MII modes)
	ETH0_TXD2 to ETH2_TXD2	Output	TX data 2 pins (RGMII and MII modes)
	ETH0_TXD3 to ETH2_TXD3	Output	TX data 3 pins (RGMII and MII modes)
	ETH0_TXEN to ETH2_TXEN	Output	TX data enable pins (RMII and MII modes) TX data enable/TX data error (TX_CTL) pins (RGMII mode)
	ETH0_TXER to ETH2_TXER	Output	TX data error pins (MII mode)
	ETH0_RXCLK to ETH2_RXCLK	Input	RX clock pins (RGMII, RMII, and MII modes)
	ETH0_RXD0 to ETH2_RXD0	Input	RX data 0 pins (RGMII, RMII, and MII modes)
	ETH0_RXD1 to ETH2_RXD1	Input	RX data 1 pins (RGMII, RMII, and MII modes)
	ETH0_RXD2 to ETH2_RXD2	Input	RX data 2 pins (RGMII and MII modes)
	ETH0_RXD3 to ETH2_RXD3	Input	RX data 3 pins (RGMII and MII modes)
	ETH0_RXDV to ETH2_RXDV	Input	RX data valid pins (MII mode) Carrier sense/RX data valid (CRS_DV) pins (RMII mode) RX data valid/RX error (RX_CTL) pins (RGMII mode)
	ETH0_RXER to ETH2_RXER	Input	RX data error pins (RMII and MII modes)
	ETH0_CRS to ETH2_CRS	Input	Carrier sense pins (MII mode)
	ETH0_COL to ETH2_COL	Input	Collision detection pins (MII mode)
Ethernet MAC (GMAC)	GMAC_PTPTRG0	Input	PTP timer trigger external input 0
	GMAC_PTPTRG1	Input	PTP timer trigger external input 1
	GMAC_MDC	Output	Management data clock output pin
	GMAC_MDIO	I/O	Management data I/O pin

Table 1.18 Pin functions (5 of 7)

Classification	Pin name	I/O	Description
Ethernet switch (ETHSW)	ETHSW_LPI0	Output	Port 0 MAC status indicates that it is currently receiving low-power-idle sequences from the PHY
	ETHSW_LPI1	Output	Port 1 MAC status indicates that it is currently receiving low-power-idle sequences from the PHY
	ETHSW_LPI2	Output	Port 2 MAC status indicates that it is currently receiving low-power-idle sequences from the PHY
	ETHSW_PTPOUT0 to ETHSW_PTPOUT3	Output	Ethernet switch timer pulse output pins
	ETHSW_TDMAOUT0 to ETHSW_TDMAOUT3	Output	Ethernet switch TDMA timer output pins
	ETHSW_PHYLINK0 to ETHSW_PHYLINK2	Input	Ethernet switch PHY link status input pins
	ETHSW_MDC	Output	Management data clock output pin
	ETHSW_MDIO	I/O	Management data I/O pin
EtherCAT slave controller	ESC_LEDRUN	Output	Outputs the EtherCAT RUN LED signal
(ESC)	ESC_IRQ	Output	Outputs the EtherCAT IRQ signal
	ESC_LEDSTER	Output	Outputs the EtherCAT Dual-color state LED signal
	ESC_LEDERR	Output	Outputs the EtherCAT error LED signal
	ESC_LINKACT0 to ESC_LINKACT2	Output	Output the EtherCAT link/activity LED signal
	ESC_SYNC0, ESC_SYNC1	Output	Output the EtherCAT SYNC signal
	ESC_LATCH0, ESC_LATCH1	Input	Input the EtherCAT LATCH signal
	ESC_RESETOUT#	Output	Output the EtherCAT reset signal
	ESC_I2CCLK	Output	Outputs the EtherCAT EEPROM I2C clock signal
	ESC_I2CDATA	I/O	Inputs and outputs the EtherCAT EEPROM I2C data signal
	ESC_PHYLINK0 to ESC_PHYLINK2	Input	Inputs the EtherCAT PHY link status signal.
	ESC_MDC	Output	Management data clock output pin
	ESC_MDIO	I/O	Management data I/O pin
USB 2.0 host/function	VCC33_USB	Input	Power supply input pin for USB
module	VCC18_USB	Input	Power supply input pin for USB
	VSS_USB	Input	Ground input pins for USB
	AVCC18_USB	Input	Analog power supply input pin for USB
	USB_RREF	Input	Reference current input pin for USB. Connect this pin to the VSS_USB pin with 1.8 k Ω (±1%).
	USB_DP	I/O	USB bus D+ data I/O pin
	USB_DM	I/O	USB bus D- data I/O pin
	USB_VBUSEN	Output	Outputs the VBUS power enable signal for USB
	USB_OVRCUR	Input	Inputs the overcurrent signal for USB
	USB_VBUSIN	Input	USB cable connection/disconnection detection input pin
	USB_EXICEN	Output	OTG power supply IC control pin
	USB_OTGID	Input	OTG ID pin

Table 1.18 Pin functions (6 of 7)

Classification	Pin name	I/O	Description
CANFD module (CANFD)	CANRX0, CANRX1	Input	Receive data input pins
	CANTX0, CANTX1	Output	Transmit data output pins
	CANRXDP0, CANRXDP1	Output	Receive data phase output pins
	CANTXDP0, CANTXDP1	Output	Transmit data phase output pins
Serial peripheral interface	SPI_RSPCK0 to SPI_RSPCK3	I/O	Clock I/O pins
(SPI)	SPI_MOSI0 to SPI_MOSI3	I/O	Master transmit data I/O pins
	SPI_MISO0 to SPI_MISO3	I/O	Slave transmit data I/O pins
	SPI_SSL00 to SPI_SSL30	I/O	Slave select signal I/O pins
	SPI_SSL01 to SPI_SSL31, SPI_SSL02 to SPI_SSL32, SPI_SSL13 to SPI_SSL33	Output	Slave select signal output pins
Expanded serial peripheral interface (xSPI)	XSPI0_CKP, XSPI1_CKP, XSPI0_CKN	Output	Clock output pins
	XSPI0_CS0#, XSPI1_CS0#, XSPI0_CS1#	Output	Chip select output pins
	XSPI0_DS, XSPI1_DS	I/O	Read data strobe/write data mask input/output pin
	XSPI0_IO0 to XSPI0_IO7, XSPI1_IO0 to XSPI1_IO7	I/O	Data0 to Data7 input/output pins
	XSPI0_RESET0#, XSPI0_RESET1#	Output	Master reset status output pins
	XSPI0_RSTO0#, XSPI0_RSTO1#	Input	Slave reset status input pins
	XSPI0_INT0#, XSPI0_INT1#	Input	Interrupt input pins
	XSPI0_ECS0#, XSPI0_ECS1#	Input	Error correction status input pins
	XSPI0_WP0#, XSPI0_WP1#	Output	Write protect output pins
$\Delta\Sigma$ interface (DSMIF)	MCLK0 to MCLK5	I/O	Clock I/O pins
	MDAT0 to MDAT5	Input	Data input pins
12-bit A/D converter (ADC12)	AN000 to AN003, AN100 to AN107	Input	Analog input pins for the A/D converter
	ADTRG0#, ADTRG1#	Input	External trigger input pins for the start of A/D conversion
Serial host interface	HSPI_CK	Input	Clock input pin
(SHOSTIF)	HSPI_CS#	Input	Chip select input pin
	HSPI_IO0 to HSPI_IO7	I/O	Data0 to Data7 input/output pins
	HSPI_INT#	Output	Interrupt output pin

Table 1.18 Pin functions (7 of 7)

Classification	Pin name	I/O	Description
Parallel host interface	HCKIO	Input	Bus clock input pin
(PHOSTIF)	HA0 to HA20	Input	Address input pins
	HD0 to HD15	I/O	Data I/O pins
	HCS0#	Input	Chip select input pin supporting burst transfer
	HCS1#	Input	Chip select input pin supporting BSC ADMUX mode
	HRD#	Input	Strobe input pin indicating a read access
	HWAIT#	Output	Output pin indicating that the bus cycle is in wait state
	HWRSTB#	Input	Strobe input pin indicating a write access
	HWR0#	Input	Write strobe/byte enable input pin to HD7 to HD0
	HWR1#	Input	Write strobe/byte enable input pin to HD15 to HD8
	HERROUT#	Output	Outputs the bus access error interrupt signal
	HBS#	Input	Bus cycle input pin
Mailbox and Semaphore (MBXSEM)	MBX_HINT#	Output	Mailbox (Cortex-R52 to Host CPU) interrupt output pin
Analog power supply	VCC18_ADC0, VCC18_ADC1	Input	Analog power supply input pin for the 12-bit A/D converter. Connect this pin to the 1.8 V power supply if the 12-bit A/D converter is not to be used.
	VREFH0, VREFH1	Input	Reference voltage input pin for the 12-bit A/D converter. Connect this pin to the 1.8 V power supply if the 12-bit A/D converter is not to be used.
I/O ports	P00_0 to P24_2	I/O	General-purpose input/output pins

1.6 FBGA 225 Pin Assignments




Figure 1.2 Pin arrangement (225-pin FBGA) (top view)

Table 1.19 List of pins and pin functions (225-pin FBGA) (1 of 8)

Pin number	I/O power domain	Power supply clock system control	I/O port	Bus, DMAC	Timer (MTU3, POEG, GPT / POE3, CMTW, RTC)	Communication (xSPI, GMAC, ETHSW, ESC, SCI, SPI, IIC, CANFD, USB)	Others (DSMIF, Mailbox)	Interrupt	ADC12	Host interface (SHOSTI F, PHOSTIF
A1	_	vss	_	_	_	_	_	_	_	_
A2	VCC1833_2	_	P01_0	CAS#	MTIOC4C / GTIOC3A	GMAC_MDIO / ETHSW_MDIO / ESC_MDIO / CTS2#	MCLK1	_	_	_
A3	VCC1833_2	_	P00_2	RD#	MTIC5V	ETH2_TXEN / TXD2 / SDA2 / MOSI2 / USB_OVRCUR	_	_	_	_
A4	VCC1833_2	_	P00_4	WAIT#	MTIOC3A / GTIOC0A	ETH2_RXER	MCLK0	IRQ13	_	HWAIT#
A5	VCC1833_2	_	P24_0	D12 / CKE / DREQ	MTIOC0B / GTETRGB	ETH2_RXD1 / RXD1 / SCL1 / MISO1	MDAT4	_	_	HD12
A6	_	TRACECTL	P22_1	D8	GTETRGB / POE4#	ESC_LINKACT2 / SS4# / CTS4# / RTS4#	_	_	_	HD8
A7	_	TRACEDATA7	P22_0	D7	MTIOC7D / GTIOC17B	DE5	MDAT3	IRQ15	_	HD7
A8	_	TRACEDATA2	P21_3	D2	MTIOC6C / GTIOC15A	TXD5 / SDA5 / MOSI5 / SPI_SSL33	MCLK1	_	_	HD2
A9	_	MDV3	P20_4	_	_	ETHSW_TDMAOUT3 / ETHSW_PTPOUT0 / ESC_LINKACT1	_	_	_	_
A10	_	VSS	_	_	_	_	_	_	_	_
A11	_	_	_	_	_	_	_	_	AN106	_
A12	_	_	_	_	_	_	_	_	AN104	_
A13	_	_	_	_	_	_	_	_	AN103	_
A14	_	_	_	_	_	_	_	_	AN101	_

Table 1.19 List of pins and pin functions (225-pin FBGA) (2 of 8)

		Power supply			Timer (MTH2	Communication (xSPI,	Others			Host interface (SHOSTI
Pin number	I/O power domain	clock system control	I/O port	Bus, DMAC	Timer (MTU3, POEG, GPT / POE3, CMTW, RTC)	GMAC, ETHSW, ESC, SCI, SPI, IIC, CANFD, USB)	(DSMIF, Mailbox)	Interrupt	ADC12	F, PHOSTIF)
A15	_	VSS	_	_	_	_	_	_	_	_
B1	VCC1833_2	_	P01_5	WE0# / DQMLL	_	ETH2_TXD0	_	_	_	_
B2	VCC1833_2	_	P01_2	CS2#	MTIOC4B / GTIOC2B	ETH2_TXD3	_	IRQ2	_	_
В3	VCC1833_2	_	P00_3	RD/WR#	MTIC5W	ETH2_REFCLK / RMII2_REFCLK / SS2# / CTS2# / RTS2#	_	IRQ1	_	_
B4	VCC1833_2	_	P00_5	CS0#	MTIOC3C / GTIOC0B	ETHSW_PHYLINK2 / ETHSW_PHYLINK0 / ESC_PHYLINK2 / ESC_PHYLINK0	MDAT0	_	-	_
B5	VCC1833_2	_	P24_1	D13 / CAS#	MTIOC0C / GTETRGC / POE8#	ETH2_RXCLK	MCLK5	_	_	HD13
B6	_	_	P22_3	D10	MTIOC8D / GTETRGSB	RXD5 / SCL5 / MISO5	_	_	_	HD10
B7	_	TRACEDATA6	P21_7	D6 / DREQ	MTIOC7C / GTIOC17A	DE0	MCLK3	IRQ10	_	HD6
B8	_	TRACEDATA0	P21_1	D0	MTIOC6A / GTIOC14A / CMTW0_TIC0	ESC_SYNC0/ESC_SYNC1/ SCK5/SPI_SSL20/IIC_SCL1	MCLK0	_	_	HSPI_INT #/HD0
B9	_	MDV0	P20_1	_	_	ETHSW_TDMAOUT0 / ETHSW_PTPOUT3 / ESC_LINKACT0	_	_	_	_
B10	_	_	_	_	_	_	_	_	AN105	_
B11	_	_	<u> </u>	_	_	_	_	_	AN102	_
B12	_	_	_	_	_	_	_	_	AN100	_
B13	_	_	Ī-	_	_	_	_	_	AN000	_
B14	_	_	<u> </u>	_	_	_	_	_	AN002	_
B15	VCC1833_4	MDV4	P19_0	_	_	USB_VBUSEN	_	_	_	_
C1	_	TRACEDATA1	P01_7	A19	MTIOC1B / GTIOC9B	ETHSW_LPI1 / SCK1 / SPI_RSPCK3 / CANRX0	_	_	ADTRG0#	HA19
C2	VCC1833_2	_	P01_3	AH#	MTIOC4D / GTIOC3B	ETH2_TXD2	_	_	_	_
C3	VCC1833_2	_	P00_6	CS5#	MTIOC3B / GTIOC1A	ETH2_TXCLK	_	_	_	_
C4	VCC1833_2	_	P00_0	D15	_	ETH2_RXD3 / SCK2 / DE2	_	_	_	HD15
C5	VCC1833_2	_	P24_2	D14 / RAS#	MTIOC0D / GTETRGD	ETH2_RXD2 / TXD1 / SDA1 / MOSI1	MDAT5	_	_	HD14
C6	_	TRACECLK	P22_2	D9	MTIOC8C / GTETRGSA	SPI_SSL12	MCLK1	IRQ4	_	HD9
C7	_	TRACEDATA4	P21_5	D4	MTIOC7A / GTIOC16A / CMTW1_TOC1	CTS5# / SPI_MISO0	MCLK2	IRQ6	ADTRG1#	HD4
C8	_	TRACEDATA1	P21_2	D1	MTIOC6B / GTIOC14B / CMTW0_TIC1	ESC_SYNC0 / ESC_SYNC1 / RXD5 / SCL5 / MISO5 / SPI_MISO2 / IIC_SDA1	MDAT0	_	_	HD1
C9	_	_	_	_	_	_	_	_	AN107	_
C10	_	VREFH1	_	_	_	_	_	_	_	_
C11	_	VREFH0	_	_	_	_	_	_	_	_
C12	_	_	_	_	_	_	-	_	AN001	_
C13	_	_	_	_	_	_	_	_	AN003	_
C14	_	AVCC18_TSU	_	_	_	_	_	_	_	_
C15	VCC1833_4	TRACECLK	P18_6	_	MTIC5W	XSPI1_IO7 / ETH1_COL / SCK4 / DE4 / SPI_MISO2 / IIC_SCL2	_	IRQ11	ADTRG0#	_
D1	_	_	P02_1	A17	_	ETHSW_PTPOUT1 / ESC_SYNC1 / ESC_SYNC0 / DE1	_	_	_	HA17

Table 1.19 List of pins and pin functions (225-pin FBGA) (3 of 8)

										Host interface (SHOSTI
Pin number	I/O power domain	Power supply clock system control	I/O port	Bus, DMAC	Timer (MTU3, POEG, GPT / POE3, CMTW, RTC)	Communication (xSPI, GMAC, ETHSW, ESC, SCI, SPI, IIC, CANFD, USB)	Others (DSMIF, Mailbox)	Interrupt	ADC12	F, PHOSTIF)
D2	_	TRACEDATA0	P01_6	A20	MTIOC1A / GTIOC9A	GMAC_PTPTRG1 / ESC_LATCH1 / ESC_LATCH0 / CTS1# / CANTXDP1	_	_	_	HA20
D3	VCC1833_2	_	P01_1	CKE	MTIOC3D / GTIOC1B	GMAC_MDC / ETHSW_MDC / ESC_MDC / DE2	MDAT1	_	_	_
D4	VCC1833_2	_	P00_7	RAS#	MTIOC4A / GTIOC2A	_	_	IRQ13	_	-
D5	VCC1833_2	_	P00_1	A13	MTIC5U	ETH2_RXDV / RXD2 / SCL2 / MISO2	_	IRQ0	_	_
D6	VCC1833_2		P23_7	D11 / BS#	MTIOC0A / GTETRGA	ETH2_RXD0 / SCK1	MCLK4	_	_	HD11
D7	_	TRACEDATA5	P21_6	D5 / TEND	MTIOC7B / GTIOC16B	CTS0#	MDAT2	IRQ9	_	HD5
D8	_	MDV1	P20_2	_	_	ETHSW_TDMAOUT1 / ETHSW_PTPOUT2 / ESC_LEDRUN / ESC_LEDSTER / DE3	_	_	_	_
D9	_	MDV2	P20_3	_	_	ETHSW_TDMAOUT2 / ETHSW_PTPOUT1 / ESC_LEDERR	_	_	_	_
D10	_	VSS	_	_	_	_	_	_	_	_
D11	_	VSS	-	_	_	_	_	_	_	_
D12	_	VSS	_	_	_	_	_	_	_	_
D13	VCC1833_4	TRACECTL	P18_5	RAS#	MTIC5V	XSPI1_IO6 / ETH2_COL / RXD4 / SCL4 / MISO4 / SPI_MOSI2 / CANRX0	_	_	_	_
D14	VCC1833_4	_	P18_2	BS#	MTIOC4B / MTIOC4D / GTIOC2B / GTIOC3B	XSPI1_CS0# / ETH1_COL / SCK0 / IIC_SDA2	_	_	_	_
D15	VCC1833_4	_	P18_1	WE1# / DQMLU	MTIOC3D / GTIOC1B	SS3# / CTS3# / RTS3#	_	IRQ10	ADTRG1#	HSPI_IO7 / HWR1#
E1	_	_	P02_3	A15 / AH#	MTIOC2B / GTIOC10B / POE11#	ETHSW_TDMAOUT1 / SS1# / CTS1# / RTS1# / SPI_SSL30 / CANRX1	_	IRQ15	_	HA15
E2	_	TRST#	_	_	_	_	_	_	_	_
E3	_	TRACEDATA2	P02_0	A18	GTADSML0	ETHSW_LPI2 / RXD1 / SCL1 / MISO1 / SPI_MISO3 / CANTX1 / USB_OTGID	_	IRQ4	_	HA18
E4	VCC1833_2	_	P01_4	WE1# / DQMLU	POE0#	ETH2_TXD1	_	IRQ3	_	_
E5	VCC1833_2	VCC1833_2	_	_	_	_	_	_	_	_
E6	_	VCC33	-	_	_	_	_	_	_	_
E7	_	TRACEDATA3	P21_4	D3	MTIOC6D / GTIOC15B	ETHSW_PTPOUT1 / ESC_SYNC0 / ESC_SYNC1 / SS5# / CTS5# / RTS5# / SPI_SSL02	MDAT1 / MBX_HI NT#	_	_	HD3
E8	_	VCC33	_	_	_	_	_	_	_	_
E9	_	VCC18_ADC1	_	_	_	_	_	_	_	_
E10	_	VSS	_	_	_	_	_	_	_	_
E11	_	VCC18_ADC0	_	_	_	_	_	_	_	_
E12	VCC1833_4	_	P18_4	CAS#	MTIC5U	XSPI1_IO5 / ETH1_CRS / TXD4 / SDA4 / MOSI4 / SPI_RSPCK2 / CANTX0	_	IRQ1	_	_
E13	VCC1833_4	_	P18_3	CKE	MTIOC4D / MTIOC4B / GTIOC3B / GTIOC2B / CMTW1_TIC1	XSPI1_IO4 / ETH2_CRS / CANRXDP1	_	IRQ0	_	_
E14	VCC1833_4	_	P18_0	WE0# / DQMLL	MTIOC4C / MTIOC4A / GTIOC3A / GTIOC2A	TXD3 / SDA3 / MOSI3	_	_	_	HSPI_IO6 / HWR0#

Table 1.19 List of pins and pin functions (225-pin FBGA) (4 of 8)

										Host interface (SHOSTI
Pin number	I/O power domain	Power supply clock system control	I/O port	Bus, DMAC	Timer (MTU3, POEG, GPT / POE3, CMTW, RTC)	Communication (xSPI, GMAC, ETHSW, ESC, SCI, SPI, IIC, CANFD, USB)	Others (DSMIF, Mailbox)	Interrupt	ADC12	F, PHOSTIF)
E15	VCC1833_4	_	P17_7	RD# / DACK	MTIOC4A / MTIOC4C / GTIOC2A / GTIOC3A	XSPI1_CKP / RXD3 / SCL3 / MISO3	_	_	_	HRD#
F1	_	TCK	P02_7	_	_	TXD5 / SDA5 / MOSI5	_	_	_	_
F2	_	TDI	P02_5	WE1# / DQMLU	_	ETHSW_TDMAOUT3 / SCK5 / SPI_SSL31	_	_	_	_
F3	_	_	P02_2	A16	MTIOC2A / GTIOC10A / POE10# / RTCAT1HZ	ETHSW_TDMAOUT0 / TXD1 / SDA1 / MOSI1 / SPI_MOSI3 / CANTX0	_	IRQ14	_	HA16
F4	_	TDO	P02_4	WE0# / DQMLL	_	DE1 / SPI_SSL33	_	_	_	_
F5	_	TMS	P02_6	_	_	RXD5 / SCL5 / MISO5	_	_	_	_
F6	_	VDD	_	_	_	_	_	_	_	_
F7	_	VSS	_	_	_	_	_	_	_	_
F8	_	VDD	_	_	_	_	_	_	_	_
F9	_	VDD	_	_	_	_	_	_	_	_
F10	_	VDD	_	_	_	_	_	_	_	_
F11	VCC1833_4	VCC1833_4	_	_	_	_	_	_	_	_
F12	VCC1833_4	MDD	P17_0	_	_	XSPI1_IO1 / ESC_IRQ / SS0# / CTS0# / RTS0#	_	_	_	_
F13	VCC1833_4	TRACECLK	P17_4	DACK	MTIOC3C / GTETRGB / GTIOC0A	XSPI1_IO3 / CTS3# / SPI_SSL32	_	_	_	_
F14	VCC1833_4	TRACECTL	P17_3	DREQ	GTETRGA / POE0#	XSPI1_IO2 / SPI_SSL31	_	_	ADTRG1#	_
F15	VCC1833_4	RSTOUT#	P17_5	TEND	MTIOC3A / GTETRGC / GTIOC0B	USB_OVRCUR	_	_	_	_
G1	_	_	P03_5	A12	MTIOC3A / GTIOC4A	ETH2_CRS / RXD2 / SCL2 / MISO2	MCLK2	IRQ5	_	HA12
G2	_	BSCANP	_	_	_	_	_	_	_	_
G3	_	TRACEDATA3	P03_0	A14 / CS5#	GTADSML1	SCK2 / SPI_SSL32 / CANTXDP1	_	IRQ14	_	HA14
G4	_	TRACEDATA4	P03_6	A11	MTIOC3B / GTIOC4B	ETH2_COL / TXD2 / SDA2 / MOSI2 / SPI_SSL13	MDAT2	IRQ8	_	HA11
G5	_	TRACEDATA5	P03_7	A10	MTIOC3C / GTIOC5A	ETH2_TXER / SCK3	_	IRQ9	_	HA10
G6	_	VDD	_	_	_	_	_	_	_	_
G7	_	VSS	_	_	_	_	_	_	_	_
G8	_	VSS		_	_	_	_	_	_	_
G9	_	VSS		_	_	_		_	_	_
G10	_	VDD	_	_	_	_	_	_	_	_
G11	VCC1833_4	_	P16_6	CS0#	MTIC5V	RXD0 / SCL0 / MISO0	_	IRQ8	_	HSPI_IO5 / HCS0#
G12	VCC1833_3	_	P16_3	CS3#	GTADSMP1	XSPI0_RSTO0# / ETH1_TXER / ETH1_CRS / SCK0 / SPI_SSL30	_	IRQ7	_	HSPI_IO3
G13	VCC1833_3	_	P16_0	_	_	XSPI0_CS1# / ETH0_TXER / ETH2_REFCLK / TXD0 / SDA0 / MOSI0 / SPI_MOSI3	MCLK3	_	_	HSPI_CS #
G14	VCC1833_4	_	P16_7	A13	MTIC5W	XSPI1_IO0 / SCK0	_	_	_	HA13
G15	VCC1833_4	_	P17_6	RD/WR#	MTIOC3B / GTIOC1A	XSPI1_DS / SCK3	_	_	_	HWRSTB #
H1	_	TRACEDATA6	P04_0	A9	MTIOC3D / GTIOC5B	RXD3 / SCL3 / MISO3	_	_	_	HA9
H2	_	_	P04_1	СКІО	_	TXD3 / SDA3 / MOSI3 / SPI_MOSI0 / IIC_SDA2	_	_	_	HCKIO
H3	_	MD0	P04_5	A7	_	ETHSW_PTPOUT0 / ESC_SYNC0 / ESC_SYNC1 / DE3	_	_	_	HA7

Table 1.19 List of pins and pin functions (225-pin FBGA) (5 of 8)

Pin number	I/O power domain	Power supply clock system control	I/O port	Bus, DMAC	Timer (MTU3, POEG, GPT / POE3, CMTW, RTC)	Communication (xSPI, GMAC, ETHSW, ESC, SCI, SPI, IIC, CANFD, USB)	Others (DSMIF, Mailbox)	Interrupt	ADC12	Host interface (SHOSTI F, PHOSTIF
H4	_	TRACEDATA7	P04_4	A8	GTADSMP0 / POE10#	CTS3# / SPI_RSPCK1	_	IRQ10	_	HA8
H5	_	MD1	P04_6	A6 / DACK	RTCAT1HZ	ETH1_TXER	_	_	_	HA6
H6	_	VDD	_	_	_	_	_	_	_	_
H7	_	VSS	_	_	_	_	_	_	_	_
H8	_	VSS	_	_	<u> </u>	_	_	_	_	_
H9	_	VSS	_	_	1_	_	_	_	_	_
H10	_	VDD	_	_	_	_	_	_	_	_
H11	VCC1833_3	_	P16_1	CS2#	CMTW0_TOC1	XSPI0_RESET0# / RXD0 / SCL0 / MISO0 / SPI_MISO3	MDAT3	_	ADTRG0#	HCS1#
H12	VCC1833_3	_	P15_6	D14	_	XSPI0_IO7 / SPI_SSL12	MDAT2	_	_	_
H13	VCC1833_3	_	P15_4	D12	MTIOC8D	XSPI0_IO5	MDAT1	_	_	_
H14	VCC1833_3		P16_2	_	_	XSPI0_RESET1# / CTS0# / SPI_RSPCK3 / USB_EXICEN	_	NMI	_	HSPI_IO2 / HERROU T#
H15	VCC1833_4	_	P16_5	A15	MTIC5U	TXD0 / SDA0 / MOSI0	_	_	_	HSPI_IO4
J1	_	MD2	P04_7	A5	_	ETH0_TXER / ETH2_TXER / SPI_SSL21	_	_	_	HA5
J2	_	_	P05_1	A3	MTIOC4B / GTIOC6B / CMTW0_TIC1	ETH1_COL / CTS5# / CANRXDP0 / USB_EXICEN	MDAT3	IRQ13	_	НАЗ
J3	_	_	P05_3	A1	MTIOC4D / GTETRGSB / GTIOC7B / POE11# / CMTW0_TIC0	ETH0_COL/SCK4/ IIC_SDA1/CANTX0/ USB_EXICEN	_	IRQ15	_	HA1
J4	_	_	P05_2	A2 / DREQ	MTIOC4C / GTETRGSA / GTIOC7A / CMTW0_TOC0	ETHO_CRS / DE5 / IIC_SCL1 / CANRX0 / USB_VBUSEN	_	IRQ14	_	HA2
J5	_	_	P05_0	A4	MTIOC4A / GTIOC6A / CMTW0_TOC0	ETH1_CRS / SS5# / CTS5# / RTS5# / CANTXDP0 / USB_VBUSEN	MCLK3	IRQ12	_	HA4
J6	_	VDD	_	_	_	_	_	_	_	_
J7	_	VSS	_	_	_	_	_	_	_	_
J8	_	VSS	_	_	_	_	_	_	_	_
J9	_	VSS	_	_	_	_	_	_	_	_
J10	_	VDD	_	_	_	_	_	_	_	_
J11	VCC1833_3	VCC1833_3	_	_	_	_	_	_	_	_
J12	VCC1833_3	_	P14_5	CS3#	POE8#	XSPI0_CKN	_	_	_	HSPI_INT #
J13	VCC1833_3	_	P14_4	BS#	MTIOC0B	XSPI0_DS / ESC_IRQ	_	_	_	HBS#
J14	VCC1833_3	_	P15_5	D13	_	XSPI0_IO6	MCLK2	_	_	_
J15	VCC1833_3	_	P15_7	TEND	_	XSPI0_CS0# / CTS5# / SPI_SSL13	_	_	_	_
K1	VCC1833_1	_	P05_4	A0 / DACK	GTIOC14A	ETHSW_LPI0 / RXD4 / SCL4 / MISO4 / SPI_SSL00 / CANTXDP0 / USB_OVRCUR	_	IRQ12	_	HA0
K2	VCC1833_1	_	P05_5	_	GTIOC14B / CMTW0_TOC1	ETHSW_PHYLINK1 / ESC_PHYLINK1 / SPI_RSPCK2	_	_	_	_
K3	VCC1833_1	_	P05_6	_	GTIOC15A / CMTW1_TIC0	ETH1_RXER / SPI_SSL22	_	IRQ12	_	_
K4	VCC1833_1	_	P06_3	D3	GTIOC17B / CMTW1_TIC1	ETH1_TXD0 / DE4 / SPI_MISO1 / CANTXDP1	_	_	_	_
K5	VCC1833_1	VCC1833_1	_	_	_	_	_	_	_	_
K6	_	VDD	_	_	_	_	_	_	_	_

Table 1.19 List of pins and pin functions (225-pin FBGA) (6 of 8)

Pin number	I/O power domain	Power supply clock system control	I/O port	Bus, DMAC	Timer (MTU3, POEG, GPT / POE3, CMTW, RTC)	Communication (xSPI, GMAC, ETHSW, ESC, SCI, SPI, IIC, CANFD, USB)	Others (DSMIF, Mailbox)	Interrupt	ADC12	Host interface (SHOSTI F, PHOSTIF
K7	_	VDD	_	_	_	_	_	_	_	_
K8	_	VDD	_	_	_	_	_	_	_	_
K9	_	VSS	_	_	_	_	_	_	_	_
K10	_	VDD	_	_	_	_	_	_	_	_
K11	VCC1833_3	_	P15_3	D11	MTIOC8C	XSPI0_IO4	MCLK1	_	_	_
K12	VCC1833_3	_	P14_2	_	MTIOC8B / GTIOC8B	XSPI0_ECS0# / ETH0_CRS / ETH2_CRS	_	IRQ6	_	HSPI_CK
K13	VCC1833_3	_	P14_6	A21	_	XSPI0_CKP	_	_	_	_
K14	VCC1833_3	_	P15_1	A24 / CAS#	MTIOC0C	XSPI0_IO2 / TXD5 / SDA5 / MOSI5 / SPI_SSL10	_	_	_	_
K15	VCC1833_3	_	P15_2	A25 / RAS#	MTIOC0D	XSPI0_IO3 / SS5# / CTS5# / RTS5# / SPI_SSL11	_	_	_	_
L1	_	VSS	_	_	_	_	_	_	_	_
L2	VCC1833_1	_	P06_0	D0	GTIOC16A / CMTW1_TOC0	ETH1_TXD3 / SS4# / CTS4# / RTS4# / SPI_SSL23 / CANRX1	_	_	_	_
L3	VCC1833_1	_	P06_1	D1	GTIOC16B	ETH1_REFCLK / RMII1_REFCLK / CTS4# / SPI_SSL22 / CANTX1	_	_	_	_
L4	VCC1833_1	_	P06_6	D6	GTIOC12A	ETH1_RXD0 / SPI_SSL10	_	_	_	_
L5	_	VCC33	_	_	_	_	_	_	_	_
L6	VCC1833_0	VCC1833_0	_	_	_	_	_	_	_	_
L7	VCC1833_0	_	P09_7	_	_	ETH0_TXCLK	_	_	_	_
L8	VCC1833_0	_	P10_2	_	_	ETH0_RXD1	_	_	_	_
L9	VCC1833_0	_	P10_3	_	RTCAT1HZ	ETH0_RXD2	_	_	_	_
L10	_	TRACEDATA6	P13_2	D9 / A13	MTIOC0A / GTIOC10A / POE8#	ETHSW_PTPOUT2 / ESC_12CCLK / SS1# / CTS1# / RTS1# / SPI_MISO0 / IIC_SCL0	MCLK4	IRQ5	_	
L11	VCC1833_3	_	P15_0	A23 / CKE	_	XSPI0_IO1 / RXD5 / SCL5 / MISO5 / SPI_MOSI1	_	_	_	_
L12	_	_	P13_4	A0	MTIOCOD / GTIOC8B	ESC_RESETOUT#	_	_	_	_
L13	VCC1833_3	_	P14_0	_	MTCLKD	XSPI0_INT0# / ETHSW_PTPOUT1 / ESC_SYNC1 / ESC_SYNC0	_	_	_	_
L14	VCC1833_3	_	P14_1	_	MTIOC8A / GTIOC8A	XSPI0_INT1# / ETH1_COL / GMAC_PTPTRG1 / ESC_LATCH0 / ESC_LATCH1	_	_	_	HSPI_IO0
L15	_	VSS	_	_	_	_	_	_	_	_
M1	VCC1833_1	_	P05_7	_	GTIOC15B / CMTW1_TOC1	ETH1_TXD2 / TXD4 / SDA4 / MOSI4 / SPI_SSL23	_	_	_	_
M2	VCC1833_1	_	P06_2	D2	GTIOC17A	ETH1_TXD1 / CANRXDP1	_	_	_	-
M3	VCC1833_1	_	P06_7	D7	GTIOC12B	ETH1_RXD1 / SPI_SSL11	_	_	_	_
M4	VCC1833_1	_	P07_3	_	_	ETH1_RXCLK	_	_	_	_
M5	VCC1833_0	_	P08_6	_	MTIOC6C	ETH0_RXCLK	_	_	_	_
M6	VCC1833_0	_	P09_4	_	_	ETH0_TXD2	_	_	_	_
M7	VCC1833_0	_	P09_6	_	_	ETH0_TXD0	_	_	_	-
M8	VCC1833_0	_	P10_1	_	_	ETH0_RXD0	_	_	_	_
M9	VCC1833_0	_	P10_4	_	_	ETHSW_PHYLINK0 / ESC_PHYLINK0	_	IRQ11	_	-
M10	_	VCC33	_	_	_	_	_	_	_	_
M11	VCC1833_3	_	P13_7	_	MTCLKC	XSPI0_ECS1# / GMAC_PTPTRG1 / ESC_LATCH1 / ESC_LATCH0	MBX_HI NT#	_	_	_

Table 1.19 List of pins and pin functions (225-pin FBGA) (7 of 8)

Pin number	I/O power domain	Power supply clock system control	I/O port	Bus, DMAC	Timer (MTU3, POEG, GPT / POE3, CMTW, RTC)	Communication (xSPI, GMAC, ETHSW, ESC, SCI, SPI, IIC, CANFD, USB)	Others (DSMIF, Mailbox)	Interrupt	ADC12	Host interface (SHOSTI F, PHOSTIF
M12	VCC1833_3	_	P13_5	_	MTCLKA	XSPIO_WP1#/ GMAC_PTPTRG0 / ESC_LATCH0 / ESC_LATCH1 / SPI_RSPCK1 / IIC_SCL2	_	_	_	_
M13	VCC1833_3	_	P13_6	_	MTCLKB	XSPI0_WP0# / ETHSW_PTPOUT0 / ESC_SYNC0 / ESC_SYNC1	_	_	_	_
M14	VCC1833_3	_	P14_3	_	MTIOC0A	XSPI0_RSTO1# / ETH0_COL / ETH2_COL	_	_	_	HSPI_IO1
M15	VCC1833_3	_	P14_7	A22 / BS#	_	XSPI0_IO0 / SCK5 / SPI_MISO1	_	_	_	_
N1	VCC1833_1	_	P06_4	D4	GTIOC11A	ETH1_TXCLK / SPI_MOSI1	_	_	_	_
N2	VCC1833_1	_	P06_5	D5	GTIOC11B	ETH1_TXEN	_	_	_	_
N3	VCC1833_1	_	P07_1	_	GTIOC13B	ETH1_RXD3	_	_	_	_
N4	VCC1833_0	_	P08_4	_	MTIOC6A	ETH0_RXD3	_	_	_	_
N5	VCC1833_0	_	P08_7	_	MTIOC6D	GMAC_MDC / ETHSW_MDC / ESC_MDC	_	_	_	_
N6	VCC1833_0	_	P09_2	_	МТІОС7С	ETH0_RXER	_	IRQ0	_	_
N7	VCC1833_0	_	P09_5	_	_	ETH0_TXD1	_	_	_	_
N8	VCC1833_0	_	P10_0	_	_	ETH0_TXEN	_	_	_	_
N9	_	VCC18_PLL1	_	_	_	_	_	_	_	_
N10	_	VSS	_	_	_	_	_	_	_	_
N11	_	TRACEDATA0	P12_4	D15	MTIOC8B / GTIOC8B	ETH1_CRS / SPI_SSL01	MBX_HI NT#	_	_	_
N12	_	TRACEDATA7	P13_3	D8 / RD#	MTIOCOC / MTIOCOB / GTIOC10B / CMTW1_TOCO	ETHSW_PTPOUT3 / ESC_I2CDATA / CTS1# / SPI_RSPCK0 / IIC_SDA0	MDAT4	_	_	_
N13	_	VSS_USB	_	_	_	_	_	_	_	_
N14	_	VSS	-	_	_	_	_	_	_	_
N15	_	VSS_USB	_	_	_	_	_	_	_	_
P1	VCC1833_1	_	P07_0	_	GTIOC13A	ETH1_RXD2	_	_	_	_
P2	VCC1833_1	_	P07_2	_	_	ETH1_RXDV	_	_	_	_
P3	VCC1833_0	_	P08_5	_	МТІОС6В	ETH0_RXDV	_	_	_	_
P4	VCC1833_0	_	P09_0	_	MTIOC7A	GMAC_MDIO / ETHSW_MDIO / ESC_MDIO	_	_	_	_
P5	_	MDX	_	_	_	_	_	_	_	_
P6	_	RES#	_	_	_	_	_	_	_	_
P7	_	VDD	_	_	_	_	_	_	_	_
P8	_	VSS	_	_	_	_	_	_	_	_
P9	_	VCC18_PLL0	_	_	_	_	_	_	_	_
P10	_	AVCC18_USB	_	_	_	_	_	_	_	_
P11	_	VCC18_USB	_	_	_	_	_	_	_	_
P12	_	VSS_USB	_	_	_	_	_	_	_	_
P13	_	_	_	_	_	USB_DM	_	_	_	_
P14	_	VSS_USB	_	_	_	_	_	_	_	_
P15	_	_	_	_	_	USB_RREF	_	_	_	_
R1	_	VSS	_	_	_	_	_	_	_	_
R2	_	-	P07_4	_	_	USB_VBUSIN	_	IRQ1	ADTRG0#	_
R3	VCC1833_0	_	P09_1	_	MTIOC7B	ETH0_REFCLK / RMII0_REFCLK	_	_	_	_
R4	VCC1833_0	_	P09_3	_	MTIOC7D	ETH0_TXD3	_	_	_	_

Table 1.19 List of pins and pin functions (225-pin FBGA) (8 of 8)

Pin number	I/O power domain	Power supply clock system control	I/O port	Bus, DMAC	Timer (MTU3, POEG, GPT / POE3, CMTW, RTC)	Communication (xSPI, GMAC, ETHSW, ESC, SCI, SPI, IIC, CANFD, USB)	Others (DSMIF, Mailbox)	Interrupt	ADC12	Host interface (SHOSTI F, PHOSTIF
R5	_	vss	_	_	_	_	_	_	_	_
R6	_	EXTCLKIN	_	_	_	_	_	_	_	_
R7	_	EXTAL	_	_	_	_	_	_	_	_
R8	_	XTAL	_	_	_	_	_	_	_	_
R9	_	VSS	_	_	_	_	_	_	_	_
R10	_	AVCC18_USB	_	_	_	_	_	_	_	_
R11	_	VCC33_USB	_	_	_	_	_	_	_	_
R12	_	VSS_USB	_	_	_	_	_	_	_	_
R13	_	_	_	_	_	USB_DP	_	_	_	_
R14	_	VSS_USB	_	_	_	_	_	_	_	_
R15	_	VSS	_	_	_	_	_	_	_	_

1.7 FBGA 121 Pin Assignments




Figure 1.3 Pin arrangement (121-pin FBGA) (top view)

Table 1.20 List of pins and pin functions (121-pin FBGA) (1 of 4)

Pin number	I/O power domain	Power supply clock system control	I/O port	DMAC	Timer (MTU3, POEG, GPT / POE3, CMTW, RTC)	Communication (xSPI, GMAC, ETHSW, ESC, SCI, SPI, IIC, CANFD)	Others (DSMIF, Mailbox)	Interrupt	Host interface (SHOSTI F)
A1	_	vss	_	_	_	_	_	_	_
A2	VCC1833_2	_	P01_2	_	MTIOC4B / GTIOC2B	ETH2_TXD3	_	IRQ2	_
A3	VCC1833_2	_	P00_5	_	MTIOC3C / GTIOC0B	ETHSW_PHYLINK2 / ETHSW_PHYLINK0 / ESC_PHYLINK0	MDAT0	_	_
A4	VCC1833_2	_	P00_4	_	MTIOC3A / GTIOC0A	ETH2_RXER	MCLK0	IRQ13	_
A5	VCC1833_2	_	P24_2	_	MTIOCOD / GTETRGD	ETH2_RXD2 / TXD1 / SDA1 / MOSI1	MDAT5	_	_
A6	VCC1833_2	_	P24_1	_	MTIOC0C / GTETRGC / POE8#	ETH2_RXCLK	MCLK5	_	_
A7	VCC1833_2	_	P24_0	DREQ	MTIOC0B / GTETRGB	ETH2_RXD1 / RXD1 / SCL1 / MISO1	MDAT4	_	_
A8	_	TRACEDATA0	P21_1	_	MTIOC6A / GTIOC14A / CMTW0_TIC0	ESC_SYNC0 / ESC_SYNC1 / SCK5 / SPI_SSL20 / IIC_SCL1	MCLK0	_	HSPI_INT #
A9	_	TRACEDATA1	P21_2	_	MTIOC6B / GTIOC14B / CMTW0_TIC1	ESC_SYNC0 / ESC_SYNC1 / RXD5 / SCL5 / MISO5 / SPI_MISO2 / IIC_SDA1	MDAT0	_	_
A10	_	MDV3	P20_4	_	_	ETHSW_TDMAOUT3 / ETHSW_PTPOUT0 / ESC_LINKACT1	_	_	_
A11	_	VSS	_	_	_	_	_	_	_
B1	VCC1833_2	_	P01_5	_	_	ETH2_TXD0	_	_	_
B2	VCC1833_2	_	P01_4	_	POE0#	ETH2_TXD1	_	IRQ3	_
В3	VCC1833_2	_	P00_6	_	MTIOC3B / GTIOC1A	ETH2_TXCLK	_	_	_
B4	VCC1833_2	_	P00_2	_	MTIC5V	ETH2_TXEN / TXD2 / SDA2 / MOSI2	_	_	_
B5	VCC1833_2	_	P00_0	_	_	ETH2_RXD3 / SCK2 / DE2	_	_	_
В6	VCC1833_2	_	P23_7	_	MTIOC0A / GTETRGA	ETH2_RXD0 / SCK1	MCLK4	_	_
В7	_	TRACEDATA2	P21_3	_	MTIOC6C / GTIOC15A	TXD5 / SDA5 / MOSI5	MCLK1	_	_

Table 1.20 List of pins and pin functions (121-pin FBGA) (2 of 4)

Pin number	I/O power domain	Power supply clock system control	I/O port	DMAC	Timer (MTU3, POEG, GPT / POE3, CMTW, RTC)	Communication (xSPI, GMAC, ETHSW, ESC, SCI, SPI, IIC, CANFD)	Others (DSMIF, Mailbox)	Interrupt	Host interface (SHOSTI F)
B8	_	MDV1	P20_2	_	_	ETHSW_TDMAOUT1 / ETHSW_PTPOUT2 / ESC_LEDRUN / ESC_LEDSTER	_	_	_
B9	_	MDV0	P20_1	_	_	ETHSW_TDMAOUT0 / ETHSW_PTPOUT3 / ESC_LINKACT0	_	_	_
B10	VCC1833_4	TRACECLK	P18_6	_	MTIC5W	ETH1_COL / SCK4 / DE4 / SPI_MISO2 / IIC_SCL2	_	IRQ11	_
B11	VCC1833_4	_	P18_4	_	MTIC5U	ETH1_CRS / TXD4 / SDA4 / MOSI4 / SPI_RSPCK2 / CANTX0	_	IRQ1	_
C1	-	TDI	P02_5	_	-	ETHSW_TDMAOUT3 / SCK5	_	_	-
C2	VCC1833_2	_	P01_3	_	MTIOC4D / GTIOC3B	ETH2_TXD2	_	_	_
C3	_	TRST#	_	_	_	_	_	_	_
C4	VCC1833_2	VCC1833_2	_	_	_	_	_	_	_
C5	VCC1833_2	_	P00_1	_	MTIC5U	ETH2_RXDV / RXD2 / SCL2 / MISO2	_	IRQ0	-
C6	_	VCC33	_	_	_	_	_	_	_
C7	_	TRACEDATA3	P21_4	_	MTIOC6D / GTIOC15B	ETHSW_PTPOUT1 / ESC_SYNC0 / ESC_SYNC1 / SS5# / CTS5# / RTS5#	MDAT1 / MBX_HIN T#	_	_
C8	_	MDV2	P20_3	_	_	ETHSW_TDMAOUT2 / ETHSW_PTPOUT1 / ESC_LEDERR	_	_	_
C9	VCC1833_4	TRACECTL	P18_5	_	MTIC5V	ETH2_COL / RXD4 / SCL4 / MISO4 / SPI_MOSI2 / CANRX0	_	_	_
C10	VCC1833_4	_	P18_3	_	MTIOC4D / MTIOC4B / GTIOC3B / GTIOC2B / CMTW1_TIC1	ETH2_CRS / CANRXDP1	_	IRQ0	_
C11	VCC1833_4	RSTOUT#	P17_5	TEND#	MTIOC3A / GTETRGC / GTIOC0B	_	_	_	_
D1	_	TCK	P02_7	_	_	TXD5 / SDA5 / MOSI5	_	_	_
D2	_	TDO	P02_4	_	_	DE1	_	_	_
D3	_	TMS	P02_6	_	_	RXD5 / SCL5 / MISO5	_	_	_
D4	_	VDD	_	_	_	_	_	_	_
D5	_	VSS	_	_	_	_	_	_	_
D6	_	VDD	_	_	_	_	_	_	_
D7	_	VDD	_	_	_	_	_	_	_
D8	_	AVCC18_TSU	_	_	_	_	_	_	_
D9	VCC1833_4	_	P18_2	_	MTIOC4B / MTIOC4D / GTIOC2B / GTIOC3B	ETH1_COL / SCK0 / IIC_SDA2	_	_	_
D10	VCC1833_4	MDD	P17_0	_	_	ESC_IRQ / SS0# / CTS0# / RTS0#	_	_	_
D11	VCC1833_4	_	P16_5	_	MTIC5U	TXD0 / SDA0 / MOSI0	_	_	_
E1	_	MD1	P04_6	DACK#	RTCAT1HZ	ETH1_TXER	_	_	_
E2	_	MD0	P04_5	_	_	ETHSW_PTPOUT0 / ESC_SYNC0 / ESC_SYNC1	_	_	_
E3	_	BSCANP	_	_	_	_	_	_	_
E4	_	VCC33	_	_	_	_	_	_	_
E5	_	VSS	_	_	_	_	_	-	-
E6	_	VSS	_	_	_	-	_	_	_
E7	_	VSS	_	_	_	_	_	_	_
E8	_	VSS	_	_	_	_	_	_	-
E9	VCC1833_4	VCC1833_4	_	_	_	_	_	_	_
E10	VCC1833_3	-	P16_3	_	GTADSMP1	XSPI0_RSTO0# / ETH1_TXER / ETH1_CRS / SCK0	_	IRQ7	HSPI_IO3
E11	VCC1833_3	_	P16_2	_	_	XSPI0_RESET1# / CTS0#	_	NMI	HSPI_IO2

Table 1.20 List of pins and pin functions (121-pin FBGA) (3 of 4)

Pin number	I/O power domain	Power supply clock system control	I/O port	DMAC	Timer (MTU3, POEG, GPT / POE3, CMTW, RTC)	Communication (xSPI, GMAC, ETHSW, ESC, SCI, SPI, IIC, CANFD)	Others (DSMIF, Mailbox)	Interrupt	Host interface (SHOSTI F)
F1	_	VSS	_	_	_	_	_	_	_
F2	_	MD2	P04_7	_	_	ETH2_TXER / SPI_SSL21	_	_	_
F3	VCC1833_1	_	P05_5	_	GTIOC14B / CMTW0_TOC1	ETHSW_PHYLINK1 / ESC_PHYLINK1 / SPI_RSPCK2	_	_	_
F4	_	VDD	_	_	_	_	_	_	_
F5	_	VDD	_	_	_	_	_	_	_
F6	_	VSS	_	_	_	_	_	_	_
F7	_	VSS	_	_	_	_	_	_	_
F8	_	VDD	_	_	_	_	_	_	_
F9	VCC1833_4	_	P16_6	_	MTIC5V	RXD0 / SCL0 / MISO0	_	IRQ8	_
F10	VCC1833_3	_	P16_0	_	_	XSPI0_CS1# / ETH2_REFCLK / TXD0 / SDA0 / MOSI0	_	-	HSPI_CS #
F11	_	VSS	_	_	_	_	_	_	_
G1	VCC1833_1	_	P05_6	_	GTIOC15A / CMTW1_TIC0	ETH1_RXER / SPI_SSL22	_	IRQ12	_
G2	VCC1833_1	_	P05_7	_	GTIOC15B / CMTW1_TOC1	ETH1_TXD2 / TXD4 / SDA4 / MOSI4 / SPI_SSL23	_	-	_
G3	VCC1833_1	VCC1833_1	_	_	_	_	_	_	_
G4	_	VSS	_	_	_	_	_	_	_
G5	_	VDD	_	_	_	_	_	_	_
G6	_	VDD	_	_	_	_	_	_	_
G7	_	VDD	_	_	_	_	_	_	_
G8	_	VSS	_	_	_	_	_	_	_
G9	VCC1833_3	VCC1833_3	_	_	_	_	_	_	_
G10	VCC1833_3	_	P15_2	_	MTIOC0D	XSPI0_IO3 / SS5# / CTS5# / RTS5# / SPI_SSL11	_	_	_
G11	VCC1833_3	_	P15_7	TEND#	_	XSPI0_CS0# / CTS5# / SPI_SSL13	_	-	_
H1	VCC1833_1	_	P06_1	_	GTIOC16B	ETH1_REFCLK / RMII1_REFCLK / CTS4# / SPI_SSL22 / CANTX1	_	_	_
H2	VCC1833_1	_	P06_0	_	GTIOC16A / CMTW1_TOC0	ETH1_TXD3 / SS4# / CTS4# / RTS4# / SPI_SSL23 / CANRX1	_	_	_
НЗ	VCC1833_1	_	P06_6	_	GTIOC12A	ETH1_RXD0 / SPI_SSL10	_	_	_
H4	VCC1833_1	_	P06_3	_	GTIOC17B / CMTW1_TIC1	ETH1_TXD0 / DE4 / SPI_MISO1 / CANTXDP1	_	_	_
H5	_	VSS	_	_	_	_	_	_	_
H6	_	VDD	_	_	_	_	_	_	_
H7	_	VCC33	_	_	_	_	_	_	_
H8	_	VCC33	_	_	_	_	_	_	_
H9	VCC1833_3	_	P15_0	_	_	XSPI0_IO1 / RXD5 / SCL5 / MISO5 / SPI_MOSI1	_	_	_
H10	VCC1833_3	_	P14_7	_	_	XSPI0_IO0 / SCK5 / SPI_MISO1	_	_	_
H11	VCC1833_3	_	P15_1	_	MTIOC0C	XSPI0_IO2 / TXD5 / SDA5 / MOSI5 / SPI_SSL10	_	-	_
J1	VCC1833_1	_	P06_4	_	GTIOC11A	ETH1_TXCLK / SPI_MOSI1	_	_	_
J2	VCC1833_1	_	P06_2	_	GTIOC17A	ETH1_TXD1 / CANRXDP1	_	_	_
J3	VCC1833_1	_	P07_1	_	GTIOC13B	ETH1_RXD3	_	_	_
J4	_	VCC33	_	_	_	_	_	_	_
J5	_	RES#	_	_	_	_	_	_	_
J6	_	VSS	_	_	_	_	_	_	_
J7	_	VCC18_PLL0	_	_	_	_	_	_	_
J8	_	VSS	_	_	_	_	_	_	_

Table 1.20 List of pins and pin functions (121-pin FBGA) (4 of 4)

Pin number	I/O power domain	Power supply clock system control	I/O port	DMAC	Timer (MTU3, POEG, GPT / POE3, CMTW, RTC)	Communication (xSPI, GMAC, ETHSW, ESC, SCI, SPI, IIC, CANFD)	Others (DSMIF, Mailbox)	Interrupt	Host interface (SHOSTI F)
J9	VCC1833_3	_	P14_2	_	MTIOC8B / GTIOC8B	XSPI0_ECS0 # / ETH2_CRS	_	IRQ6	HSPI_CK
J10	VCC1833_3	_	P14_3	_	MTIOC0A	XSPI0_RSTO1# / ETH2_COL	_	_	HSPI_IO1
J11	VCC1833_3	_	P14_6	_	_	XSPI0_CKP	_	_	_
K1	VCC1833_1	_	P06_5	_	GTIOC11B	ETH1_TXEN	_	_	_
K2	VCC1833_1	_	P06_7	_	GTIOC12B	ETH1_RXD1 / SPI_SSL11	_	_	_
K3	VCC1833_1	_	P07_3	_	_	ETH1_RXCLK	_	_	_
K4	VCC1833_0	_	P08_7	_	MTIOC6D	GMAC_MDC / ETHSW_MDC / ESC_MDC	_	-	_
K5	_	MDX	_	_	_	_	_	_	_
K6	VCC1833_0	VCC1833_0	_	_	_	_	_	_	_
K7	_	EXTCLKIN	_	_	_	_	_	_	_
K8	_	VCC18_PLL1	_	_	_	_	_	_	_
K9	_	_	P13_3	_	MTIOCOC / MTIOCOB / GTIOC10B / CMTW1_TOC0	ETHSW_PTPOUT3 / ESC_I2CDATA / CTS1# / IIC_SDA0	MDAT4	_	_
K10	VCC1833_3	_	P13_5	_	MTCLKA	XSPI0_WP1#/ GMAC_PTPTRG0/ ESC_LATCH0/ESC_LATCH1/ SPI_RSPCK1/IIC_SCL2	_	_	_
K11	VCC1833_3	_	P14_1	_	MTIOC8A / GTIOC8A	XSPI0_INT1#/ETH1_COL/ GMAC_PTPTRG1/ ESC_LATCH0/ESC_LATCH1	_	_	HSPI_IO0
L1	_	VSS	_	_	_	_	_	_	_
L2	VCC1833_1	_	P07_0	_	GTIOC13A	ETH1_RXD2	_	_	_
L3	VCC1833_1	_	P07_2	_	_	ETH1_RXDV	_	_	_
L4	VCC1833_0	_	P09_0	_	MTIOC7A	GMAC_MDIO / ETHSW_MDIO / ESC_MDIO	_	-	_
L5	_	VSS	_	_	_	_	_	_	_
L6	_	EXTAL	_	_	_	_	_	_	_
L7	_	XTAL	_	_	_	_	_	_	_
L8	_	VSS	_	_	_	_	_	_	_
L9	_		P13_2	_	MTIOC0A / GTIOC10A / POE8#	ETHSW_PTPOUT2 / ESC_I2CCLK / SS1# / CTS1# / RTS1# / IIC_SCL0	MCLK4	IRQ5	_
L10	_	_	P13_4	_	MTIOC0D / GTIOC8B	ESC_RESETOUT#	_	_	_
L11	_	VSS	_	_	_	_	_	_	_

2. Electrical Characteristics

Electrical characteristics of this LSI is defined with the following conditions unless otherwise described.

Conditions:

VDD = 1.05 to 1.15 V

 $VCC18 = VCC1833_n \ (1.8-V \ mode) = VCC18_PLL0 = VCC18_PLL1 = VCC18_USB = AVCC18_USB = VCC18_ADC0 = VCC18_ADC1 = AVCC18_TSU = VREFH0 = VREFH1 = 1.70 \ to \ 1.95 \ V$

VCC33 = VCC1833 n (3.3-V mode) = VCC33 USB = 3.135 to 3.465 V

 $VSS = VSS \ USB = 0 \ V$

 $Tj = -40 \text{ to } 125^{\circ}\text{C}$

2.1 Absolute Maximum Ratings

Table 2.1 Absolute maximum ratings

Parameter	Symbol	Value	Unit
Power supply voltage (3.3-V mode)	VCC33, VCC1833_0, VCC1833_1, VCC1833_2, VCC1833_3, VCC1833_4	VCC1833_0, VCC1833_1, VCC1833_2, VCC1833_3,	
Power supply voltage (1.8-V mode)	(VCC18) VCC1833_0 VCC1833_1, VCC1833_2, VCC1833_3, VCC1833_4	-0.3 to +2.5	V
Power supply voltage	VDD	-0.3 to +1.5	V
Input voltage	Vin (3.3-V logic)	-0.3 to VCC33 + 0.3	V
Input voltage	Vin (1.8-V logic)	-0.3 to VCC18 + 0.3	V
Analog power supply voltage	VCC18_PLL0, VCC18_PLL1, VCC18_USB, AVCC18_USB, VCC18_ADC0, VCC18_ADC1, AVCC18_TSU*1	-0.3 to smaller value of VCC18*2 + 0.3 or 2.5	V
	VCC33_USB	-0.3 to smaller value of VCC33 + 0.3 or 3.8	V
Voltage difference between power supply pins	VCC33-VCC18	-2.5 to + 2.1	V
Analog input voltage	VAN	-0.3 to smaller value of VCC18_ADC0/1 + 0.3 or 2.5	V
Reference voltage	VREFH0, VREFH1	-0.3 to smaller value of VCC18_ADC0/1 + 0.3 or 2.5	V
Crystal oscillator pins input voltage	XTAL, EXTAL	-0.3 to +1.5	V
Operating temperature (Junction temperature)	T _j	-40 to +125	°C
Storage temperature	T _{stg}	-55 to +125	°C

Note 1. Connect Analog power supply pins to VCC18 when Analog block(s) are not used. Do not leave these pins open.

Note 2. For convention, "VCC18" virtually represents any 1.8-V power supplies of the chip such as VCC1833_n in 1.8-V mode.

Caution: Permanent damage to the LSI might result if absolute maximum ratings are exceeded.

2.2 Power Supply

Table 2.2 Power supply

Parameter	Symbol	Value	Min.	Тур.	Max.	Unit
Power supply voltages	VCC33	VCC33			3.465	V
	VDD	VDD			1.15	V
	VSS	VSS			_	V
Power supply voltages supporting	VCC1833_0,	3.3-V mode	3.135	3.3	3.465	V
multi voltage mode	VCC1833_2, VCC1833_3, VCC1833_4	1.8-V mode (VCC18)	1.70	1.8	1.95	V
Analog power supply voltages	VCC18_PLL0	_	VCC18	_	V	
	VCC18_PLL1	_	VCC18	_	V	
	VCC33_USB	VCC33_USB			_	V
	VCC18_USB	VCC18_USB			_	V
	AVCC18_USB		_	VCC18	_	V
	VCC18_ADC0		_	VCC18	_	V
	VCC18_ADC1	VCC18_ADC1			_	V
	AVCC18_TSU	AVCC18_TSU			_	V
	VSS_USB	VSS_USB			_	V

2.3 Power On/Off Sequence

Power on/off sequence and timing are shown in the figure and table below.

For power-up, 1.1-V and 1.8-V power (i.e. VDD, VCC18, and AVCC) must be supplied first, then 3.3-V power (i.e. VCC33) must be supplied. The power-up sequence must be completed within 100 ms. Reset signal (i.e. RES#) must be held to Low level during the power-up.

For Power-down, 3.3-V power (i.e. VCC33) must go down first and then 1.1-V and 1.8-V power (i.e. VDD, VCC18, and AVCC). The power-down sequence must be completed within 100 ms.

Rise and fall time of each power supply for the power-up and the power-down must be larger than 10 μ s.

Power supply voltages and reset signal must be applied with monotonic increase.

Do not apply a negative voltage to power supply voltages.

Stable clock must be supplied to EXTAL/XTAL or EXTCLKIN pin when reset signal (i.e. RES#) is driven high.




Figure 2.1 Power on/off sequence

Table 2.3 Power on/off sequence timing

			Value		
No.	Symbol	Description	Min.	Тур.	Max.
(1)	Trisepwr	Rising time of the power supply voltage	10 µs	_	30 ms
(2)	Tdly18	Delay time from start of rising of the 1.1-V power supply voltage to completion of rising of the 1.8-V power supply voltage	0	_	100 ms
(3)	Tdly33	Delay time from completion of rising of the 1.8-V power supply voltage to completion of rising of the 3.3-V power supply voltage	0	_	100 ms
(4)	Tdlyreset	Delay time from completion of rising of the 3.3-V power supply voltage to start of rising of RES# when XTAL/EXTAL is used.	10 ms	_	_
		Delay time from completion of rising of the 3.3-V power supply voltage to start of rising of RES# when EXTCLKIN is used.	1 ms	_	_
(5)	Trisereset	Rising time of RES#	_	_	150 µs
(6)	Tdly33d	Delay time from start of falling of RES# to start of falling of the 3.3-V power supply voltage	10 µs	_	_
(7)	Tdly18d	Delay time from start of falling time of the 3.3-V power supply voltage to start of falling of the 1.8-V power supply voltage	0	_	100 ms
(8)	Tdly11d	Delay time from start of falling of the 1.8-V power supply voltage to start of falling of the 1.1-V power supply voltage	0	_	100 ms
(9)	Tdlytotal	Startup time of all power supply voltage	_	_	100 ms
(10)	Tdlytotald	Shut down time of all power supply voltage	_	_	100 ms
(11)	Tfallpwr	Falling time of the power supply voltage	10 µs	_	30 ms

2.4 DC Characteristics

Table 2.4 DC Characteristics (3.3-V mode)

Item	Symbol	Conditions	Min.	Тур.	Max.	Unit
Input High-level voltage	V _{IH33}	3.3-V mode, Schmitt Trigger	2.0	_	VCC33 + 0.3	V
Input Low-level voltage	V _{IL33}	Control Disabled, Except P07_4 pin	-0.3	_	0.8	V
Positive trigger voltage	V _{T33+}	3.3-V mode, Schmitt Trigger	0.9	_	2.1	V
Negative trigger voltage	V _{T33-}	Control Enabled, Except P07_4 pin	0.7	_	1.9	V
Hysteresis voltage	ΔV _{T33}		0.2	_	_	V
Input High-level voltage 2	V _{IH33_2}	3.3-V mode, Schmitt Trigger	VCC33 × 0.7	_	VCC33 + 0.3	V
Input Low-level voltage 2	V _{IL33_2}	Control Disabled, P07_4 pin ONLY	-0.3	_	VCC33 × 0.3	V
Positive trigger voltage 2	V _{T33+_2}	3.3-V mode, Schmitt Trigger	_	_	VCC33 × 0.72	V
Negative trigger voltage 2	V _{T332}	Control Enabled, P07_4 pin ONLY	VCC33 × 0.3	_	_	V
Hysteresis voltage 2	ΔV _{T33_2}		VCC33 × 0.1	_	_	V
Output High-level voltage	V _{OH33}	Low, IOH = −2 mA	VCC33 - 0.4	_	_	V
	V _{OH33}	Middle, IOH = −4 mA	VCC33 - 0.4	_	_	V
	V _{OH33}	High, IOH = −8 mA	VCC33 - 0.4	_	_	V
	V _{OH33}	Ultra High, IOH = −12 mA	VCC33 - 0.4	_	_	V
Output Low-level voltage	V _{OL33}	Low, IOL = 2 mA	_	_	0.4	V
	V _{OL33}	Middle, IOL = 4 mA	_	_	0.4	V
	V _{OL33}	High, IOL = 8 mA	_	_	0.4	V
	V _{OL33}	Ultra High, IOL = 12 mA	_	_	0.4	V
Input leakage current	lin	Vin = 0 V, Vin = VCC33	_	_	10	μΑ
Three-State leakage current (off state)	I _{TSI}	Vin = 0 V, Vin = VCC33	_	_	10	μΑ
Input Pull-up resistors resistance	Rpu	Vin = 0 V	15	_	300	kΩ
Input Pull-up resistors current	Ipu	Vin = 0 V	-220	_	-11	μA
Input Pull-down resistors resistance	Rpd	Vin = VCC33	15		300	kΩ
Input Pull-down resistors current	lpd	Vin = VCC33	11	_	220	μА
Input Capacitance	Cin	All input/output and input pins	_	-	10	pF

Table 2.5 DC Characteristics (1.8-V mode) (1 of 2)

Item	Symbol	Conditions	Min.	Тур.	Max.	Unit
Input High-level voltage	V _{IH18}	1.8-V mode, Schmitt Trigger	VCC18 × 0.65	_	VCC18 + 0.3	V
Input Low-level voltage	V _{IL18}	Control Disabled	-0.3	_	VCC18 × 0.35	V
Positive trigger voltage	V _{T18+}	1.8-V mode, Schmitt Trigger	VCC18 × 0.4	_	VCC18 × 0.7	V
Negative trigger voltage	V _{T18-}	Control Enabled	VCC18 × 0.3	_	VCC18 × 0.6	V
Hysteresis voltage	ΔV_{T18}		VCC18 × 0.1	_	_	V
Output High-level voltage	V _{OH18}	Low, IOH = −2 mA	VCC18 - 0.45	_	_	V
	V _{OH18}	Middle, IOH = −4 mA	VCC18 - 0.45	_	_	V
	V _{OH18}	High, IOH = −8 mA	VCC18 - 0.45	_	_	V
	V _{OH18}	Ultra High, IOH = −12 mA	VCC18 - 0.45	_	_	V

Table 2.5 DC Characteristics (1.8-V mode) (2 of 2)

Item	Symbol	Conditions	Min.	Тур.	Max.	Unit
Output Low-level voltage	V _{OL18}	Low, IOL = 2 mA	_	_	0.45	V
	V _{OL18}	Middle, IOL = 4 mA	_	_	0.45	V
	V _{OL18}	High, IOL = 8 mA	_	_	0.45	V
	V _{OL18}	Ultra High, IOL = 12 mA	_	_	0.45	V
Input leakage current	lin	Vin = 0 V, Vin = VCC18	_	_	10	μA
Three-State leakage current (off state)	I _{TSI}	Vin = 0 V, Vin = VCC18	_	_	10	μΑ
Input Pull-up resistors resistance	Rpu	Vin = 0 V	15	_	300	kΩ
Input Pull-up resistors current	lpu	Vin = 0 V	-120	_	-6	μΑ
Input Pull-down resistors resistance	Rpd	Vin = VCC18	15	_	300	kΩ
Input Pull-down resistors current	lpd	Vin = VCC18	6	_	120	μΑ
Input Capacitance	Cin	All input/output and input pins	_	_	10	pF

Table 2.6 USB2.0 USB_RREF Pin

Item	Symbol	Conditions	Min.	Тур.	Max.	Unit
Reference resistor*1	R _{REF}	_	1.8 (±1%))	kΩ

Note 1. The reference resistor connected to the USB_RREF pin is for external connection to this LSI.

Table 2.7 USB2.0 Pull-Up/Pull-Down Resistors

Item	Symbol	Conditions	Min.	Тур.	Max.	Unit
USB_DP pull-up resistor	R _{PU}	Idle	0.900	_	1.575	kΩ
(when the function controller is selected)		Transmission/reception	1.425	_	3.090	kΩ
USB_DP/USB_DM pull-down resistors (when the host controller is selected)	R _{PD}	_	14.25	_	24.80	kΩ

Table 2.8 USB2.0 Host/Function-Related Pins (Low/Full Speed)

Item	Symbol	Conditions	Min.	Тур.	Max.	Unit
Input high level voltage	V _{FSIH}	_	2.0	_	_	V
Input low level voltage	V _{FSIL}	_	_	_	0.8	٧
Differential input sensitivity	V _{FSDI}	(USB_DP) - (USB_DM)	0.2	_	_	٧
Differential common mode range	V _{FSCM}	_	0.8	_	2.5	٧
Output low level voltage	V _{FSOL}	IFSOL = 2 mA	0.0	_	0.3	٧
Output high level voltage	V _{FSOH}	IFSOH = −200 μA	2.8	_	3.6	V
Output signal crossover voltage	V _{FSCRS}	_	1.3	_	2.0	V

Table 2.9 USB2.0 Host/Function-Related Pins (High Speed) (1 of 2)

Item	Symbol	Conditions	Min.	Тур.	Max.	Unit
Squelch detection threshold voltage (differential voltage)	V _{HSSQ}	_	100	_	150	mV
Disconnection detection threshold voltage (differential voltage)	V _{HSDSC}	_	525	_	625	mV
Common mode voltage range	V _{HSCM}	_	-50	_	500	mV
Idle state	V _{HSOI}	_	-10.0	_	10.0	mV
Output high level voltage	V _{HSOH}	_	360	_	440	mV

Table 2.9 USB2.0 Host/Function-Related Pins (High Speed) (2 of 2)

Item	Symbol	Conditions	Min.	Тур.	Max.	Unit
Output low level voltage	V _{HSOL}	_	-10.0	_	10.0	mV
Chirp J output voltage (differential)	V _{CHIRPJ}	_	700	_	1100	mV
Chirp K output voltage (differential)	V _{CHIRPK}	_	-900	_	-500	mV

Table 2.10 Supply Current

Item	Symbol	Conditions	Min.	Тур.	Max.	Unit
Normal operation	l _{vdd}	ICLK = 200 MHz, CPU0CLK = 400 MHz, Tj ≤ 110°C	_	_	310	mA
	I _{VCC33}	*1	_	25	_	mA
	I _{VCC1833_0}	*1	_	9	_	mA
	I _{VCC1833_1}	*1	_	9	_	mA
	I _{VCC1833_2}	*1	_	9	_	mA
	I _{VCC1833_3}	*1	_	9	_	mA
	I _{VCC1833_4}	*1	_	9	_	mA
	I _{VCC18_PLL0}	_	_	-	6	mA
	I _{VCC18_PLL1}	_	_	-	6	mA
	I _{VCC18_USB}	_	_	_	39	mA
	I _{VCC18_ADC0}	_	_	-	3	mA
	I _{VCC18_ADC1}	_	_	_	3	mA
	I _{VCC18_TSU}		_	_	2	mA
	I _{VCC33_USB}	_	_	_	6	mA
Low power consumption mode*2	I _{vdd}	All modules inactive	_	6	_	mA
	I _{VCC33}	_	_	6	_	mA
	I _{VCC1833_0}	_	_	2	_	mA
	I _{VCC1833_1}	_	_	2	_	mA
	I _{VCC1833_2}	_	_	2	_	mA
	I _{VCC1833_3}	_	_	2	_	mA
	I _{VCC1833_4}	_	_	2	_	mA
	I _{VCC18_PLL0}	_	_	3.5	_	mA
	I _{VCC18_PLL1}	_	_	0.1	_	mA
	I _{VCC18_USB}	_	_	0.5	_	mA
	I _{VCC18_ADC0}	_	_	0.2	_	mA
	I _{VCC18_ADC1}	_	_	0.2	_	mA
	I _{VCC18_TSU}	_	_	0.1	_	mA
	I _{VCC33_USB}	_	_	0.3	_	mA

Note: These values are reference values. The actual operating current greatly depends on the system (such as unsharpened waveforms due to I/O load and toggle frequency). Be sure to measure these current values in the system.

Note 1. IO supply current (I_{VCC33} , $I_{VCC1833_n}$ (n = 0 to 4)) should be 80 mA or less. (ΣIOH in Table 2.11)

Note 2. All applicable modules are stopped or standby mode with the lowest clock frequency setting, no pull-up/down or operation for all I/O ports, and room temperature.

Table 2.11 Permissible Output Currents

Item	Symbol	Conditions	Min.	Тур.	Max.	Unit
Permissible output low current (max. value per pin)	IOL	All output pins	_	_	12	mA
Permissible output low current (total)	ΣΙΟL	Sum of all output pins	_	_	80	mA
Permissible output high current (max. value per pin)	ЮН	All output pins	_	_	-12	mA
Permissible output high current (total)	ΣΙΟΗ	Sum of all output pins	_	_	-80	mA

Note: All output current values shall be within the values in this table to ensure the reliability of this LSI.

Table 2.12 Thermal Resistance value (Reference)

Item	Symbol	Package	Max.	Unit
Thermal Resistance	Θја	225 pin FBGA 13 × 13 mm, 0.8-mm pitch	30.1	°C/W
		121 pin FBGA 10 × 10 mm, 0.8-mm pitch	30.5	°C/W
	Ψjt	225 pin FBGA 13 × 13 mm, 0.8-mm pitch	0.42	°C/W
		121 pin FBGA 10 × 10 mm, 0.8-mm pitch	0.42	°C/W

Note: Package thermal resistance values above are based on EIA/JESD51-9 (2s2p) condition and reference only.

2.5 AC Characteristics

Table 2.13 Operating frequency

Parameter		Symbol	Min.	Max.	Unit
Operating frequency	CPU clock (CPU0CLK)	f	150 200	300 400	MHz
	System clock (ICLK)		150	200	
	Peripheral module clock H (PCLKH)		150	200	
	Peripheral module clock M (PCLKM)		75	100	
	Peripheral module clock L (PCLKL)		37.5	50	
	Peripheral module clock for ADC (PCLKADC)		18.75	25	
	Peripheral module clock for SCIn (PCLKSCIn, n = 0 to 5)		75	100	
	Peripheral module clock for SPIn (PCLKSPIn, n = 0 to 3)		75	100	
	External bus clock output (CKIO)		18.75	100	
	Ethernet PHY reference clock (ETHn_REFCLK, n = 0 to 2)		2	25	
	Ethernet PHY reference clock (RMIIn_REFCLK, n = 0 to 2)		5	50	

AC Characteristics are defined in condition of the IO setting (DRCTLm register setting) show in Table 2.14.

Table 2.14 IO setting (DRCTLm register setting) condition (1 of 2)

					DRCTLm	DRCTLm register		
Module	Signal	Signal		Voltage	DRVn	SRn	SMTn	
Bus CKIO		SDRAM and High drive	_	3.3 V	High	Fast	_	
		Other than the above	_	3.3 V	Middle	Fast	_	
	Other than	the above	Type A	3.3 V	Middle	Slow	Disable	
				3.3 V	Low	Slow	Disable	
DMAC, MTU3, IIC, All signals		gnals		3.3 V	Middle	Slow	Disable	
CANFD, DSMIF				3.3 V	Low	Slow	Disable	

Table 2.14 IO setting (DRCTLm register setting) condition (2 of 2)

				DRCTLm	register	
Module	Signal	IO type	Voltage	DRVn	SRn	SMTn
GPT	GTIOCnA, GTIOCnB	Type A	3.3 V	Middle	Slow	Disable
(n = 0 to 17) (m = 0, 1)		Type B	3.3 V	Low	Slow	Disable
,	GTADSMLm, GTADSMPm	_	3.3 V	Low	Slow	Disable
SCI, SPI	All signals	_	3.3 V	High	Fast	Disable
xSPI	XSPIn_CKP, XSPIn_CKN, XSPIn_IO[7:0],	_	1.8 V	High	Fast	Disable
(n = 0, 1; m = 0, 1)	XSPIn_CSm#, XSPIn_DS	_	3.3 V	High	Fast	Enable
	Other than the above	_	_	Low	Slow	Disable
Ethernet Interface	ETHn_TXCLK, ETHn_TXD[3:0]	_	1.8 V/3.3 V	High	Fast	Disable
(n = 0 to 2)	ETHn_TXER	_	3.3 V	Middle	Fast	_
	ETHn_RXCLK, ETHn_RXD[3:0]	_	1.8 V/3.3 V		_	Disable
	ETHn_RXER, ETHn_COL, ETHn_CRS	_	3.3 V	_	_	Disable
	ETHn_REFCLK, RMIIn_REFCLK	_	3.3 V	High	Fast	_
	Other than the above	_	_	Low	Slow	Disable
SHOSTIF	HSPI_CK, HSPI_CS#, HSPI_IO[7:0]	_	1.8 V/3.3 V	High	Fast	Disable
	HSPI_INT#	_	1.8 V/3.3 V	Low	Slow	Disable
PHOSTIF	All signals	Type A	3.3 V	Middle	Slow	Disable
		Type B	3.3 V	Low	Slow	Disable
Debug Interface	TRACECLK, TRACECTL, TRACEDATA[7:0], TDO, TMS	_	3.3 V	High	Fast	Disable
	Other than the above	_	_	Low	Slow	Disable
Other than the above	·	_	_	Low	Slow	Disable

2.5.1 Clock Timing

2.5.1.1 CKIO Pin Output Timing

Table 2.15 CKIO pin output timing

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit
CKIO pin output cycle time	t _{CKcyc}	Figure 2.2	10	_	53.4	ns
CKIO pin output high level pulse width	t _{CKH}		t _{CKcyc} / 2 - t _{CKr}	_	_	ns
CKIO pin output low level pulse width	t _{CKL}		t _{CKcyc} / 2 - t _{CKf}	_	_	ns
CKIO pin output rising time 1	t _{CKr}	CKIO: High drive output	_	_	3.8	ns
CKIO pin output falling time 1	t _{CKf}	Setting	_	_	3.8	ns
CKIO pin output rising time 2	t _{CKr}	CKIO: Normal output	_	_	9	ns
CKIO pin output falling time 2	t _{CKf}	setting	_	_	9	ns




Figure 2.2 CKIO pin output timing

2.5.1.2 Ethernet PHY Reference Clock Output Timing

Conditions:

 $C = 30 pF (ETHn_REFCLK)$

 $C = 20 pF (RMIIn_REFCLK)$

Table 2.16 Ethernet PHY reference clock output timing

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit
ETHn_REFCLK cycle time	t _{CK}	Figure 2.3	40	_	_	ns
ETHn_REFCLK frequency	_		25.00 ± 50 ppm		,	MHz
ETHn_REFCLK duty	_		45	_	55	%
ETHn_REFCLK rising/falling time	t _{CKr} / t _{CKf}		0.5	_	4.0	ns
RMIIn_REFCLK cycle time	t _{CK}		20	_	_	ns
RMIIn_REFCLK frequency	_		50.00 ± 50 ppm		,	MHz
RMIIn_REFCLK duty	_		45	_	55	%
RMIIn_REFCLK rising/falling time	t _{CKr} / t _{CKf}		0.5	_	3.5	ns




Figure 2.3 Ethernet PHY reference clock output timing

2.5.1.3 EXTCLKIN External Clock Input

Table 2.17 EXTCLKIN clock timing

Parameter	Symbol	Conditions	Conditions Min. Typ. Max.		Max.	Unit
EXTCLKIN external clock frequency	f _{EXTCLKIN}	_	25.00 ± 50 ppm		MHz	
		EtherCAT in use	25.00 ± 25 ppm			MHz
EXTCLKIN duty	rextclkin	_	±5%			_
EXTCLKIN rising time	t _{rEXTCLKIN}	_	0	_	5	ns
EXTCLKIN falling time	t _{fEXTCLKIN}	_ 0 _ 5		5	ns	

Note: When using crystal resonator (i.e. EXTA/XTAL clock is used), EXTCLKIN should be driven low.




Figure 2.4 EXTCLKIN external clock input timing

2.5.1.4 EXTAL/XTAL Clock Timing

Table 2.18 EXTAL/XTAL clock timing

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit
EXTAL/XTAL clock frequency*1	f _{XTAL}	_	25.00 ± 50 ppm			MHz
		EtherCAT in use	2	5.00 ± 25 pp	m	MHz

Note: When using an external oscillator, be sure to leave XTAL open-circuit and make sure that EXTAL is driven low.

Note 1. When using the EXTAL/XTAL clock (i.e. crystal resonator), ask the oscillator manufacturer to evaluate oscillation of the oscillator. For the oscillation stabilization time, see the evaluation result provided by the oscillator manufacturer.




Figure 2.5 EXTAL clock oscillator input and XTAL clock oscillator output timing

2.5.1.5 LOCO Clock Timing

Table 2.19 LOCO clock timing

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit
LOCO clock cycle time	t _{Lcyc}	_	4.62	4.17	3.79	μs
LOCO clock oscillation frequency	t _{LOCO}	_	216	240	264	kHz
LOCO clock oscillation stabilization wait time	t _{LOCOWT}	_	_	_	40	μs




Figure 2.6 LOCO clock oscillation start timing

2.5.2 Reset, Interrtup, and Mode Timing

Table 2.20 Reset, interrupt, and mode timing

Parameter		Symbol	Conditions	Min.*1	Тур.	Max.	Unit
RES# pulse width	At power on	t _{dlyreset}	Figure 2.7	10	_	_	ms
	Other than above	t _{dlyreset2}		1	_	_	ms
RES# rising time		t _{risereset}		_	_	150	μs
TRST# pulse width	At power on	t _{dlyreset}		10	_	_	ms
	Other than above	t _{dlyreset2}		1	_	_	ms
TRST# rising time		t _{risereset}		_	_	150	μs
NMI pulse width		t _{NMIW}	Figure 2.8	t _{lcyc} × 2	_	_	ns
IRQ pulse width		t _{IRQW}	Figure 2.9	t _{lcyc} × 2	_	_	ns
Mode hold time (to RES#)	At power on	t _{MDH}	Figure 2.10	250	_	_	ns

Note 1. t_{lcyc}: ICLK cycle




Figure 2.7 Reset input timing




Figure 2.8 NMI interrupt input timing




Figure 2.9 IRQ interrupt input timing




Figure 2.10 Mode input timing

2.5.3 Bus Timing

Table 2.21 Bus timing (1 of 2)

Conditions: V_{OH} = VCC33 × 0.5, V_{OL} = VCC33 × 0.5, C = 15 pF (CKIO), 30 pF (others), T_i min = -40°C

			CKIO = 1/t _{CKc} (Max 66 MHz)	yc ^{*1}			
Parameter		Symbol	Min.	Max.	Unit	Reference Figure	
Address delay time 1	SDRAM*2	t _{AD1}	2	11	ns	Figure 2.11 to Figure 2.35	
	Other than the above		0	10	ns		
Address delay time 2		t _{AD2}	1/2t _{CKcyc}	1/2t _{CKcyc} + 10	ns	Figure 2.18	
Address setup time		t _{AS}	0	_	ns	Figure 2.11 to Figure 2.14, Figure 2.18	
Chip enable setup time		t _{CS}	0	_	ns	Figure 2.11 to Figure 2.14, Figure 2.18	
Address hold time		t _{AH}	0	_	ns	Figure 2.11 to Figure 2.14	
BS delay time		t _{BSD}	_	11	ns	Figure 2.11 to Figure 2.32	
CSn# delay time 1	SDRAM*2	t _{CSD1}	2	11	ns	Figure 2.11 to Figure 2.35	
	Other than the above		0	10	ns	1	
Read/write delay time 1	SDRAM*2	t _{RWD1}	2	11	ns	Figure 2.11 to Figure 2.35	
	Other than the above		0	10	ns		
Read strobe delay time	-	t _{RSD}	1/2t _{CKcyc}	1/2t _{CKcyc} + 10	ns	Figure 2.11 to Figure 2.18	
Read data setup time 1*3	High-drive output	t _{RDS1}	1/2t _{CKcyc} + 4	_	ns	Figure 2.11 to Figure 2.17	
	Normal output		1/2t _{CKcyc} + 7	_	ns		
Read data setup time 2*3	High-drive output	t _{RDS2}	6.6	_	ns	Figure 2.19 to Figure 2.22, Figure 2.27 to Figure 2.29	
Read data setup time 3*3	High-drive output	t _{RDS3}	1/2t _{CKcyc} + 4	_	ns	Figure 2.18	
	Normal output		1/2t _{CKcyc} + 7	_	ns		
Read data hold time 1	•	t _{RDH1}	0	_	ns	Figure 2.11 to Figure 2.17	
Read data hold time 2		t _{RDH2}	2.5	_	ns	Figure 2.19 to Figure 2.22, Figure 2.27 to Figure 2.29	
Read data hold time 3		t _{RDH3}	0	_	ns	Figure 2.18	
Write enable delay time 1		t _{WED1}	1/2t _{CKcyc}	1/2t _{CKcyc} + 10	ns	Figure 2.11 to Figure 2.16	
Write enable delay time 2		t _{WED2}	_	11	ns	Figure 2.17	
Write data delay time 1		t _{WDD1}	_	11	ns	Figure 2.11 to Figure 2.17	

Table 2.21 Bus timing (2 of 2)

Conditions: $V_{OH} = VCC33 \times 0.5$, $V_{OL} = VCC33 \times 0.5$, C = 15 pF (CKIO), 30 pF (others), T_i min = -40°C

			CKIO = 1/t _{CKcy} (Max 66 MHz)	c*1		
Parameter		Symbol	Min.	Max.	Unit	Reference Figure
Write data delay time 2		t _{WDD2}	_	11	ns	Figure 2.23 to Figure 2.26, Figure 2.30 to Figure 2.32
Write data hold time 1		t _{WDH1}	1	_	ns	Figure 2.11 to Figure 2.17
Write data hold time 2		t _{WDH2}	2	_	ns	Figure 2.23 to Figure 2.26, Figure 2.30 to Figure 2.32
Write data hold time 4		t _{WDH4}	0	_	ns	Figure 2.11 to Figure 2.15
WAIT# setup time*3	High-drive output	t _{WTS}	1/2t _{CKcyc} + 4.5	_	ns	Figure 2.12 to Figure 2.18
	Normal output		1/2t _{CKcyc} + 8	_	ns	
WAIT# hold time		t _{WTH}	1/2t _{CKcyc} + 3.5	_	ns	Figure 2.12 to Figure 2.18
RAS# delay time 1		t _{RASD1}	2	11	ns	Figure 2.19 to Figure 2.35
CAS# delay time 1		t _{CASD1}	2	11	ns	Figure 2.19 to Figure 2.35
DQM delay time 1		t _{DQMD1}	2	11	ns	Figure 2.19 to Figure 2.32
CKE delay time 1		t _{CKED1}	2	11	ns	Figure 2.34
AH# delay time		t _{AHD}	1/2t _{CKcyc}	1/2t _{CKcyc} + 10	ns	Figure 2.15
Multiplex address delay tim	е	t _{MAD}	_	10	ns	Figure 2.15
Multiplex address hold time		t _{MAH}	1	_	ns	Figure 2.15
Address setup time to AH#		t _{AVVH}	1/2t _{CKcyc} - 2	_	ns	Figure 2.15
DACK/TEND delay time		t _{DACD}	See section 2.5 Timing	.4. DMAC	ns	Figure 2.11 to Figure 2.32

Note: Notation of 1/2t_{CKcyc} in the delay time, setup time, and hold time shows 1/2 cycles from the clock rising edge, that is, the reference of clock falling.

Table 2.22 Bus timing (1 of 2)

Conditions: V_{OH} = VCC33 × 0.5, V_{OL} = VCC33 × 0.5, C = 12 pF (CKIO), 12 pF (others), T_j min = -20°C

			CKIO = 1/t _{CKcyc} *1 (Max 100 MHz)			
Parameter		Symbol	Min.	Max.	Unit	Reference Figure
Address delay time 1	SDRAM*2	t _{AD1}	1.3	8	ns	Figure 2.11 to Figure 2.35
	Other than the above]	0	8	ns	
Address delay time 2		t _{AD2}	1/2t _{CKcyc} - 0.5	1/2t _{CKcyc} + 8	ns	Figure 2.18
Address setup time	Address setup time		0	_	ns	Figure 2.11 to Figure 2.14, Figure 2.18
Chip enable setup time		t _{CS}	0	_	ns	Figure 2.11 to Figure 2.14, Figure 2.18
Address hold time		t _{AH}	0	_	ns	Figure 2.11 to Figure 2.14
BS delay time	BS delay time		_	8	ns	Figure 2.11 to Figure 2.32
CSn# delay time 1	SDRAM*2	t _{CSD1}	1.3	8	ns	Figure 2.11 to Figure 2.35
	Other than the above		0	8	ns	

Note 1. Take the number of cycles of waiting that suits the system configuration into consideration with regard to the fmax value for CKIO (the external bus clock). When CKIO is running at 50 MHz or a higher frequency, select high drive output.

Note 2. These are values when SDRAM (CSnBCR.TYPE[2:0] = 100b) is selected in the CSn space bus control register (CSnBCR) and high-drive output is selected for CKIO.

Note 3. These are values when high-drive output and normal output are respectively selected for CKIO.

Table 2.22 Bus timing (2 of 2)

Conditions: V_{OH} = VCC33 × 0.5, V_{OL} = VCC33 × 0.5, C = 12 pF (CKIO), 12 pF (others), T_{i} min = -20°C

			CKIO = 1/t _{CKcy} (Max 100 MHz)			
Parameter		Symbol	Min.	Max.	Unit	Reference Figure
Read/write delay time 1	SDRAM*2	t _{RWD1}	1.3	8	ns	Figure 2.11 to Figure 2.35
	Other than the above	1	0	8	ns	
Read strobe delay time		t _{RSD}	1/2t _{CKcyc}	1/2t _{CKcyc} + 8	ns	Figure 2.11 to Figure 2.18
Read data setup time 1 ^{*3}	High-drive output	t _{RDS1}	1/2t _{CKcyc} + 4.5	_	ns	Figure 2.11 to Figure 2.17
	Normal output	1	1/2t _{CKcyc} + 7	_	ns	
Read data setup time 2 ^{*3}	High-drive output	t _{RDS2}	3.5	_	ns	Figure 2.19 to Figure 2.22, Figure 2.27 to Figure 2.29
Read data setup time 3 ^{*3}	High-drive output	t _{RDS3}	1/2t _{CKcyc} + 4.5	_	ns	Figure 2.18
	Normal output	1	1/2t _{CKcyc} + 7	_	ns	
Read data hold time 1	•	t _{RDH1}	0	_	ns	Figure 2.11 to Figure 2.17
Read data hold time 2		t _{RDH2}	2.5	_	ns	Figure 2.19 to Figure 2.22, Figure 2.27 to Figure 2.29
Read data hold time 3		t _{RDH3}	0	_	ns	Figure 2.18
Write enable delay time 1		t _{WED1}	1/2t _{CKcyc}	1/2t _{CKcyc} + 8	ns	Figure 2.11 to Figure 2.16
Write enable delay time 2		t _{WED2}	_	9	ns	Figure 2.17
Write data delay time 1		t _{WDD1}	_	8	ns	Figure 2.11 to Figure 2.17
Write data delay time 2		t _{WDD2}	_	8	ns	Figure 2.23 to Figure 2.26, Figure 2.30 to Figure 2.32
Write data hold time 1		t _{WDH1}	1	_	ns	Figure 2.11 to Figure 2.17
Write data hold time 2		t _{WDH2}	1.3	_	ns	Figure 2.23 to Figure 2.26, Figure 2.30 to Figure 2.32
Write data hold time 4		t _{WDH4}	0	_	ns	Figure 2.11 to Figure 2.15
WAIT# setup time*3	High-drive output	t _{WTS}	1/2t _{CKcyc} + 4.5	_	ns	Figure 2.12 to Figure 2.18
	Normal output		1/2t _{CKcyc} + 8	_	ns	
WAIT# hold time	•	t _{WTH}	1/2t _{CKcyc} + 3.5	_	ns	Figure 2.12 to Figure 2.18
RAS# delay time 1		t _{RASD1}	1.3	8	ns	Figure 2.19 to Figure 2.35
CAS# delay time 1		t _{CASD1}	1.3	8	ns	Figure 2.19 to Figure 2.35
DQM delay time 1		t _{DQMD1}	1.3	8	ns	Figure 2.19 to Figure 2.32
CKE delay time 1		t _{CKED1}	1.3	8	ns	Figure 2.34
AH# delay time		t _{AHD}	1/2t _{CKcyc}	1/2t _{CKcyc} + 8	ns	Figure 2.15
Multiplex address delay time	Э	t _{MAD}	_	8	ns	Figure 2.15
Multiplex address hold time		t _{MAH}	1	_	ns	Figure 2.15
Address setup time to AH#		t _{AVVH}	1/2t _{CKcyc} - 2	_	ns	Figure 2.15
DACK/TEND delay time		t _{DACD}	See section 2.5 Timing	.4. DMAC	ns	Figure 2.11 to Figure 2.32

Note: Notation of 1/2t_{CKcyc} in the delay time, setup time, and hold time shows 1/2 cycles from the clock rising edge, that is, the reference of clock falling.

Note 3. These are values when high-drive output and normal output are respectively selected for CKIO.



Note 1. Take the number of cycles of waiting that suits the system configuration into consideration with regard to the fmax value for CKIO (the external bus clock). When CKIO is running at 50 MHz or a higher frequency, select high drive output.

Note 2. These are values when SDRAM (CSnBCR.TYPE[2:0] = 100b) is selected in the CSn space bus control register (CSnBCR) and high-drive output is selected for CKIO.




Figure 2.11 SRAM interface basic bus cycle (no wait)




Figure 2.12 SRAM interface basic bus cycle (software wait 1)




Figure 2.13 SRAM interface basic bus cycle (software wait 1, external wait 1 inserted)




Figure 2.14 SRAM interface basic bus cycle (software wait 1, external wait enabled (WM = 0), no idle cycle)




Figure 2.15 MPX-I/O interface bus cycle (address cycle 3, software wait 1, external wait 1 inserted)




Figure 2.16 SRAM bus cycle with byte selection (SW = 1 cycle, HW = 1 cycle, asynchronous external wait 1 inserted, BAS = 0 (write cycle UB/LB control))




Figure 2.17 SRAM bus cycle with byte selection (SW = 1 cycle, HW = 1 cycle, asynchronous external wait 1 inserted, BAS = 1 (write cycle WE control))




Figure 2.18 Burst ROM read cycle (software wait 1, asynchronous external wait 1 inserted, burst wait 1, 2)




Figure 2.19 Synchronous DRAM single-read bus cycle (with auto precharge, CAS latency 2, WTRCD = 0 cycles, WTRP = 0 cycles)




Figure 2.20 Synchronous DRAM single-read bus cycle (with auto precharge, CAS latency 2, WTRCD = 1 cycle, WTRP = 1 cycle)




Figure 2.21 Synchronous DRAM burst-read bus cycle (read for 4 cycles) (with auto precharge, CAS latency 2, WTRCD = 0 cycles, WTRP = 1 cycle)




Figure 2.22 Synchronous DRAM burst-read bus cycle (read for 4 cycles) (with auto precharge, CAS latency 2, WTRCD = 1 cycle, WTRP = 0 cycles)




Figure 2.23 Synchronous DRAM single-write bus cycle (with auto precharge, TRWL = 1 cycle)




Figure 2.24 Synchronous DRAM single-write bus cycle (with auto precharge, WTRCD = 2 cycles, TRWL = 1 cycle)




Figure 2.25 Synchronous DRAM burst-write bus cycle (write for 4 cycles) (with auto precharge, WTRCD = 0 cycles, TRWL = 1 cycle)




Figure 2.26 Synchronous DRAM burst-write bus cycle (write for 4 cycles) (with auto precharge, WTRCD = 1 cycle, TRWL = 1 cycle)




Figure 2.27 Synchronous DRAM burst-read bus cycle (read for 4 cycles) (bank active mode: ACT + READ command, CAS latency 2, WTRCD = 0 cycles)




Figure 2.28 Synchronous DRAM burst-read bus cycle (read for 4 cycles) (bank active mode: READ command, same row address, CAS latency 2, WTRCD = 0 cycles)




Figure 2.29 Synchronous DRAM burst-read bus Cycle (read for 4 cycles) (bank active mode: PRE + ACT + READ command, different row address, CAS latency 2, WTRCD = 0 cycles)




Figure 2.30 Synchronous DRAM burst-write bus cycle (write for 4 cycles) (bank active mode: ACT + WRITE command, WTRCD = 0 cycles, TRWL = 0 cycles)




Figure 2.31 Synchronous DRAM burst-write bus cycle (write for 4 cycles) (bank active mode: WRITE command, same row address, WTRCD = 0 cycles, TRWL = 0 cycles)




Figure 2.32 Synchronous DRAM burst-write bus cycle (write for 4 cycles) (bank active mode: PRE + ACT + WRITE command, different row address, WTRCD = 0 cycles, TRWL = 0 cycles)




Figure 2.33 Synchronous DRAM auto-refresh timing (WTRP = 1 cycle, WTRC = 3 cycles)




Figure 2.34 Synchronous DRAM self-refresh timing (WTRP = 1 cycle)




Figure 2.35 Synchronous DRAM mode register set timing (WTRP = 1 cycle)

2.5.4 DMAC Timing

Table 2.23 DMAC timing

Conditions: V_{OH} = VCC33 × 0.5, V_{OL} = VCC33 × 0.5, C = 15 pF (CKIO), 30 pF (others), T_i min = -40°C

Parameter		Symbol	Min.*1	Max.	Unit	Reference figure
DMAC	DREQ pulse width	t _{DRQW}	t _{PLcyc} × 2	_	ns	Figure 2.36
	DACK and TEND delay time	t _{DACD}	0	10	ns	Figure 2.37

Note 1. t_{PLcyc} : PCLKL cycle

Table 2.24 DMAC timing

Conditions: V_{OH} = VCC33 × 0.5, V_{OL} = VCC33 × 0.5, C = 12 pF (CKIO), 12 pF (others), T_j min = -20°C

Parameter		Symbol	Min.*1	Max.	Unit	Reference figure
DMAC	DREQ pulse width	t _{DRQW}	t _{PLcyc} × 2	_	ns	Figure 2.36
	DACK and TEND delay time	t _{DACD}	-0.5	8	ns	Figure 2.37

Note 1. t_{PLcyc}: PCLKL cycle




Figure 2.36 DREQ input timing




Figure 2.37 DACK and TEND output timing

2.5.5 On-Chip Peripheral Module Timing

2.5.5.1 I/O Port Timing

Table 2.25 I/O port timing

Parameter		Symbol	Min.	Max.	Unit ^{*1}	Reference figure
I/O port	Input data pulse width	t _{PRW}	1.5	_	t _{PLcyc}	Figure 2.38

Note 1. t_{PLcyc}: PCLKL cycle




Figure 2.38 I/O port input timing

2.5.5.2 CMTW Timing

Table 2.26 CMTW timing

Parameter			Symbol	Min.	Max.	Unit ^{*1}	Reference figure
CMTW	Input capture input pulse	Single-edge setting	t _{CMTWICW}	1.5	_	t _{PLcyc}	Figure 2.39
	width	Both-edge setting		2.5	_		

Note 1. t_{PLcyc}: PCLKL cycle




Figure 2.39 CMTW input capture input timing

2.5.5.3 MTU3 Timing

Table 2.27 MTU3 timing

Paramete	Parameter		Symbol	Min.	Max.	Unit*1	Reference figure
MTU3			t _{MTICW}	2.5	_	t _{PHcyc}	Figure 2.40
width Both-edge setting			3.5	_			
	Timer clock pulse width Single-edge setting Both-edge setting		t _{MTCKWH} , t _{MTCKWL}	2.5	_	t _{PHcyc}	Figure 2.41
				3.5	_		
		Phase counting mode		3.5	_		

Note 1. t_{PHcyc}: PCLKH cycle




Figure 2.40 MTU3 input capture input timing




Figure 2.41 MTU3 clock input timing

2.5.5.4 POE3 Timing

Table 2.28 POE3 timing

Parameter		Symbol	Min.	Max.	Unit ^{*1}	Reference figure	
POE3	POEn# input pulse width		t _{POEW}	2.5	_	t _{PHcyc}	Figure 2.42
	Output disable time Transition of the POEn# signal level		t _{POEDI}	_	5 × PCLKH + 0.1	μs	Figure 2.43
	Simultaneous conduction of output pins		t _{POEDO}	_	3 × PCLKH + 0.1	μs	Figure 2.44
	Register setting		t _{POEDS}	_	PCLKH + 0.1	μs	Figure 2.45
		Oscillation stop detection	t _{POEDOS}	_	74	μs	Figure 2.46

Note 1. t_{PHcyc}: PCLKH cycle




Figure 2.42 POEn# input pulse timing




Figure 2.43 Output disable time for POE in response to transition of the POEn# signal level




Figure 2.44 Output disable time for POE in response to the simultaneous conduction of output pins




Figure 2.45 Output disable time for POE in response to the register setting




Figure 2.46 Output disable time for POE in response to the oscillation stop detection

2.5.5.5 GPT Timing

Table 2.29 GPT timing

Paramete	Parameter		Symbol	Min.	Max.	Unit*1	Reference figure
GPT	Input capture input	Single-edge setting	t _{GTICW}	2.5	_	t _{PHcyc}	Figure 2.47
	pulse width	Both-edge setting		3.5	_		
	External trigger	Single-edge setting	t _{GTEW}	2.5	_	t _{PHcyc}	Figure 2.48
	input pulse width	Both-edge setting		3.5	_		

Note 1. t_{PHcyc}: PCLKH cycle (LLPP channels), PCLKM cycle (Other channels)




Figure 2.47 GPT input capture input timing




Figure 2.48 GPT external trigger input timing

2.5.5.6 POEG Timing

Table 2.30 POEG timing

Paramet	Parameter		Symbol	Min.	Max.	Unit ^{*1}	Reference figure
POEG	G GTETRGn input pulse width (n = A to D)		t _{POEGW}	2.5	_	t _{PHcyc}	Figure 2.49
	disable time GTETRGn pin (via flag)		t _{POEGDI}	_	3 × PCLKH + 0.1	μs	Figure 2.50
			t _{POEGDO}	_	0.1	μs	Figure 2.51
		Register setting	t _{POEGDS}	_	PCLKH + 0.1	μs	Figure 2.52
		Oscillation stop detection	t _{POEGDOS}	_	74	μs	Figure 2.53

Note 1. t_{PHcyc}: PCLKH cycle (LLPP channels), PCLKL cycle (Other channels)




Figure 2.49 POEG input timing




Figure 2.50 Output disable time for POEG via detection flag in response to the input level detection of the GTETRGn pin




Figure 2.51 Output disable time for POEG in response to detection of the output stopping signal from GPT




Figure 2.52 Output disable time for POEG in response to the register setting




Figure 2.53 Output disable time for POEG in response to the oscillation stop detection

2.5.5.7 A/D Converter Trigger Timing

Table 2.31 A/D converter trigger timing

Parameter		Symbol	Min.	Max.	Unit ^{*1}	Reference figure	
A/D converter	A/D converter trigger input pulse width	ADTRG0#, ADTRG1#	t _{TRGW}	1.5	_	t _{PADCcyc}	Figure 2.54

Note 1. t_{PADCcyc}: PCLKADC cycle




Figure 2.54 A/D converter trigger input timing (ADTRG0#, ADTRG1#)

2.5.5.8 SCI Timing

Conditions: $V_{OH} = VCC33 \times 0.5$, $V_{OL} = VCC33 \times 0.5$, C = 30 pF (except Simple I2C)

Table 2.32 SCI timing (1 of 2)

Parameter		Symbol	Min.	Max.	Unit	Reference figure
SCI	Input clock cycle	t _{Scyc}	4	_	t _{PSCIcyc}	Figure 2.55
(Asynchronous)	Input clock pulse width	t _{SCKW}	0.4	0.6	t _{Scyc}	
	Input clock rise time	t _{SCKr}	_	3	ns	
	Input clock fall time	t _{SCKf}	_	3	ns	
	Output clock cycle	t _{Scyc}	6	_	t _{PSCIcyc}	
	Output clock pulse width	t _{SCKW}	0.4	0.6	t _{Scyc}	
	Output clock rise time	t _{SCKr}	_	3	ns	
	Output clock fall time	t _{SCKf}	_	3	ns	
SCI	SDA input rise time	t _{Sr}	_	1000	ns	Figure 2.56
(Simple I2C, Standard mode)	SDA input fall time	t _{Sf}	_	300	ns	
	SCL, SDA input spike pulse removal time	t _{SP}	0	2 × NF _{cyc} *1	ns	
	Data input setup time	t _{SDAS}	250	_	ns	
	Data input hold time	t _{SDAH}	0	_	ns	
	SCL, SDA capacitive load	C _b	_	400	pF	
SCI	SDA input rise time	t _{Sr}	_	300	ns	Figure 2.56
(Simple I2C, Fast mode)	SDA input fall time	t _{Sf}	_	300	ns	
,	SCL, SDA input spike pulse removal time	t _{SP}	0	2 × NF _{cyc} *1	ns	
	Data input setup time	t _{SDAS}	100	_	ns	
	Data input hold time	t _{SDAH}	0	_	ns	
	SCL, SDA capacitive load	C _b	_	400	pF	

Table 2.32 SCI timing (2 of 2)

Parameter			Symbol	Min.	Max.	Unit	Reference figure
SCI	SCK output clock of	ycle (master)	t _{SPcyc}	2	65536	t _{PSClcyc}	Figure 2.57 to
(Clock sync, Simple SPI)	SCK input clock cy	cle (slave)		2	65536	7	Figure 2.62
, ,	SCK clock high pul	SCK clock high pulse width		0.4	0.6	t _{SPcyc}	
	SCK clock low puls	e width	t _{SPCKWL}	0.4	0.6	t _{SPcyc}	
	SCK clock rise/fall	SCK clock rise/fall time		_	3	ns	
	Data input setup	Internal clock	t _{SU}	7	_	ns	
	time	External clock		3	_		
	Data input hold	Internal clock	t _H	3	_	ns	
	time	External clock		3	_	ns	
	Data output delay time	Internal clock	t _{OD}	_	3		
		External clock		_	12		
	Data output hold	Internal clock	t _{OH}	0	_		
	time	External clock		0	_		
	Data rise/fall time		t _{DR} , t _{DF}	_	3	ns	
	Slave access time	Internal clock	t _{SA}	_	3 × t _{PSClcyc} + 12	ns	
		External clock		_	3 × t _{PSClcyc} + 12		
	Slave output	Internal clock	t _{REL}	<u> </u>	3 × t _{PSClcyc} + 12	ns	
	release time	External clock		_	3 × t _{PSClcyc} + 12		
SCI	SS input setup time	SS input setup time		1	_	t _{SPcyc}	
(Simple SPI)	SS input hold time		t _{LAG}	1	_	t _{SPcyc}	1
	SS input rise/fall tin	ne	t _{SSR} , t _{SSF}	_	3	ns	1

Note: $t_{PSClcyc}$: PCLKSCIn cycle Note 1. $N_{Fcyc} = 4^n \times 2^{m-1} \times t_{PSClcyc}$ n: CCR2.CKS[1:0] (n = 0, 1, 2, 3) m: CCR1.NFCS[2:0] (m = 1, 2, 3, 4)




Figure 2.55 SCK clock input/output timing




Figure 2.56 SCI simple I2C mode timing




Figure 2.57 SCI input/output timing in clock synchronous mode




Figure 2.58 SCI simple SPI mode clock timing




Figure 2.59 SCI simple SPI mode timing for master when CPHA = 0




Figure 2.60 SCI simple SPI mode timing for master when CPHA = 1




Figure 2.61 SCI simple SPI mode timing for slave when CPHA = 0




Figure 2.62 SCI simple SPI mode timing for slave when CPHA = 1

2.5.5.9 IIC Timing

Conditions: $V_{OL} = 0.4 \text{ V}$, $I_{OL} = 4 \text{ mA}$

Table 2.33 IIC timing

Parameter		Symbol	Min.*1 *2	Max.*1 *2	Unit	Reference figure
IIC	SCL input cycle time	t _{SCL}	6(12) × t _{IICcyc} + 1300	_	ns	Figure 2.63
(Standard-mode)	SCL input high pulse width	t _{SCLH}	3(6) × t _{IICcyc} + 300	_	ns	1
	SCL input low pulse width	t _{SCLL}	3(6) × t _{IICcyc} + 300	_	ns	
	SCL, SDA input rising time	t _{sr}	_	1000	ns	1
	SCL, SDA input falling time	t _{sf}	_	300	ns	1
	SCL, SDA input spike pulse removal time	t _{SP}	0	1(4) × t _{IICcyc}	ns	
	SDA input bus free time	t _{BUF}	3(6) × t _{IICcyc} + 300	_	ns	
	Start condition input hold time	t _{STAH}	t _{IICcyc} + 300	_	ns	
	Restart condition input setup time	t _{STAS}	1000	_	ns	
	Stop condition input setup time	t _{STOS}	1000	_	ns	
	Data input setup time	t _{SDAS}	t _{IICcyc} + 50	_	ns	
	Data input hold time	t _{SDAH}	0	_	ns	
	SCL, SDA capacitive load	C _b	_	400	pF	
IIC (Fast-mode)	SCL input cycle time	t _{SCL}	6(12) × t _{IICcyc} + 600	_	ns	
(rast-mode)	SCL input high pulse width	t _{SCLH}	3(6) × t _{IICcyc} + 300	_	ns	
	SCL input low pulse width	t _{SCLL}	3(6) × t _{IICcyc} + 300	_	ns	
	SCL, SDA input rising time	t _{sr}	*4	300	ns	
	SCL, SDA input falling time	t _{sf}	*4	300	ns	
	SCL, SDA input spike pulse removal time	t _{SP}	0	1(4) × t _{IICcyc}	ns	
	SDA input bus free time	t _{BUF}	3(6) × t _{IICcyc} + 300	_	ns	
	Start condition input hold time	t _{STAH}	t _{IICcyc} + 300	_	ns	
	Restart condition input setup time	t _{STAS}	300	_	ns]
	Stop condition input setup time	t _{STOS}	300	_	ns	1
	Data input setup time	t _{SDAS}	t _{IICcyc} + 50	_	ns	1
	Data input hold time	t _{SDAH}	0	_	ns	1
	SCL, SDA capacitive load*3	C _b	_	400	pF	1

Note 1. t_{IICcyc} : IIC internal reference clock (IIC Φ) cycle

Note 2. The value out of parentheses is applicable when the value of the ICMR3.NF[1:0] bits is 00b while the digital filter is enabled by setting ICFER.NFE = 1. The value within parentheses is applicable when the value of the ICMR3.NF[1:0] bits is 11b while the digital filter is enabled by setting ICFER.NFE = 1.

Note 3. Cb is the total capacitance of the bus lines.

Note 4. The minimum values are not specified for t_{sr} and t_{sf} in Fast-mode.




Figure 2.63 IIC bus interface input/output timing

2.5.5.10 CANFD Timing

Table 2.34 CANFD timing

			CAN	CAN		CANFD		Reference
Parameter		Symbol	Min.	Max.	Min.	Max.	Unit	figure
CANFD	Internal delay time	t _{node}	_	100	_	50	ns	Figure 2.64
	Transmission rate	_	_	1	_	8	Mbps	

Note: Internal delay time (t_{node}) = Internal transmission delay time (t_{output}) + Internal reception delay time (t_{input})




Figure 2.64 CAN interface condition

2.5.5.11 SPI Timing

Table 2.35 SPI timing (1 of 2)

Conditions: V_{OH} = VCC33 × 0.5, V_{OL} = VCC33 × 0.5, C = 30 pF

Parameter		Symbol	Min.*1	Max.*1	Unit*1	Reference figure
RSPCK clock cycle	Master	t _{SPcyc}	2	4096	t _{SPIcyc}	Figure 2.65
	Slave		2	4096		
RSPCK clock high level pulse width	Master	tspckwh	(t _{SPcyc} - t _{SPCKr} - t _{SPCKf}) / 2 - 2.5	_	ns	
	Slave		1	_	t _{SPlcyc}	
RSPCK clock low level pulse width	Master	tspckwl	(t _{SPcyc} - t _{SPCKr} - t _{SPCKf}) / 2 - 2.5	_	ns	
	Slave		1	_	t _{SPlcyc}	
RSPCK clock rising/falling time	Output	t _{SPCKr} ,	_	3	ns	
	Input	t _{SPCKf}	_	1	ns	
Data input setup time	Master	t _{SU}	5	_	ns	Figure 2.66 to
	Slave		3	_		Figure 2.72
Data input hold time	Master	t _H	3	_	ns	
	Slave		3	_		
SSL setup time	Master	t _{LEAD}	$N \times t_{SPcyc} - 3^{*2}$	N × t _{SPcyc} + 3 ^{*2}	ns	Figure 2.66 to Figure 2.69
	Slave		4	_	t _{SPIcyc}	Figure 2.09
SSL hold time	Master	t _{LAG}	N × t _{SPcyc} - 3 ^{*3}	N × t _{SPcyc} + 3*3	ns	1
	Slave	_	4	_	t _{SPlcyc}	
Continuous transmission delay	Master	t _{TD}	t _{SPcyc} + 2 × t _{SPlcyc}	8 × t _{SPcyc} + 2 × t _{SPlcyc}	ns	-
	Slave		t _{SPcyc} + 5 × t _{SPlcyc}	_		
TI-SSP SS input setup time	l	t _{TISS}	3	_	ns	Figure 2.70 to
TI-SSP SS input hold time		t _{TISH}	3	_	ns	Figure 2.72
TI-SSP next access time		t _{TIND}	M*4	_	t _{SPIcyc}	-
TI-SSP Master SS output delay		t _{TISSOD}	-3	3	ns	1
TI-SSP Master OE delay 1		t _{TIMOED1}	_	2	ns	-
TI-SSP Master OE delay 2		t _{TIMOED2}	_	2	ns	-
TI-SSP Slave OE delay 1		t _{TISOED1}	_	12	ns	-
TI-SSP Slave OE delay 2		t _{TISOED2}	_	8	ns	-
Data output delay time	Master	t _{OD}	_	3	t _{SPIcyc}	Figure 2.66 to
	Slave		_	12	ns	Figure 2.72
Data output hold time	Master	t _{OH}	-3	_	ns	1
	Slave	1	3	_		
MOSI, MISO rising/falling time	Output	t _{Dr} , t _{Df}	_	3	ns	1
	Input	1	_	1	μs	1
SSL rising/falling time	Output	t _{SSLr} , t _{SSLf}	_	3	ns	Figure 2.66,
	Input		_	1	μs	Figure 2.67

Table 2.35 SPI timing (2 of 2)

Conditions: V_{OH} = VCC33 × 0.5, V_{OL} = VCC33 × 0.5, C = 30 pF

Parameter	Symbol	Min.*1	Max.*1	Unit ^{*1}	Reference figure
Slave access time	t _{SA}	_	12	ns	Figure 2.68,
Slave output release time	t _{REL}	_	12	ns	Figure 2.69

Note 1. t_{SPIcyc}: PCLKSPIn cycle Note 2. SPCKD set value + 1 (1 to 8) Note 3. SSLND set value + 1 (1 to 8) Note 4. SSLND set value + 2 (2 to 9)




Figure 2.65 SPI clock timing




Figure 2.66 SPI timing (Master, Motorola SPI, CPHA = 0)




Figure 2.67 SPI timing (Master, Motorola SPI, CPHA = 1)




Figure 2.68 SPI timing (Slave, Motorola SPI, CPHA = 0)




Figure 2.69 SPI timing (Slave, Motorola SPI, CPHA = 1)




Figure 2.70 SPI timing (Master, TI SSP)




Figure 2.71 SPI timing (Slave, TI-SSP, with delay in burst transfer)




Figure 2.72 SPI timing (Slave, TI-SSP, without delay in burst transfer)

2.5.5.12 xSPI Timing

Conditions:

Single end Clock

$$V_{OH} = VCC18 \times 0.5, V_{OL} = VCC18 \times 0.5, C = 15 \text{ pF } (1.8 \text{ V})$$

$$V_{OH} = VCC33 \times 0.5, V_{OL} = VCC33 \times 0.5, C = 15 \text{ pF } (3.3 \text{ V})$$

Data

$$V_{OH} = VCC18 \times 0.5, V_{OL} = VCC18 \times 0.5, C = 15 pF (1.8 V)$$

$$V_{OH} = VCC33 \times 0.5, V_{OL} = VCC33 \times 0.5, C = 15 \text{ pF } (3.3 \text{ V})$$

Table 2.36 xSPI timing

			1.8 V		3.3 V			Reference
Parameter		Symbol	Min.	Max.	Min.	Max.	Unit	figure
Cycle time	SDR	t _{PERIOD}	7.5	_	13.3	_	ns	Figure 2.73
	DDR		10.0	_	13.3	_	ns	
Clock output slew rate		t _{SRck}	0.75/0.56*2	_	0.56	_	V/ns	
Clock Duty cycle distortion		tCKDCD	0.0	t _{PERIOD} × 0.05	0.0	t _{PERIOD} × 0.05	ns	
Clock Minimum Pulse width		t _{CKMPW}	t _{PERIOD} × 0.45	_	t _{PERIOD} × 0.45	_	ns	
Differential clock crossing voltage		V _{OX(AC)}	0.4 × VCC18	0.6 × VCC18	_	_	V	
DS Duty cycle distortion		t _{DSDCD}	0.0	t _{PERIOD} × 0.04	0.0	t _{PERIOD} × 0.04	ns	
DS Minimum Pulse width		t _{DSMPW}	t _{PERIOD} × 0.41	_	t _{PERIOD} × 0.41	_	ns	
Data input/output slew rate		t _{SR}	0.75/0.56*2	_	0.56	_	V/ns	
Data input setup time (to CK)	SDR	t _{SU}	2.0	_	2.4	_	ns	Figure 2.74
Data input hold time (to CK)		t _H	1.0	_	1.0	_	ns	- - -
Data output delay time		t _{OD}	_	1.0 ^{*3}	_	1.4*3	ns	
Data output hold time		t _{OH}	-1.0	_	-2.3	_	ns	
Data output buffer off time		t _{BOFF}	-1.0	_	-2.3	_	ns	
Data input setup time (to DS)	DDR*1	t _{SU}	-0.8	_	-0.8	_	ns	Figure 2.75
Data input hold time (to DS)	*3	t _H	t _{PERIOD} × 0.41 - 0.8	_	t _{PERIOD} × 0.41 - 0.8	_	ns	Figure 2.76
Data output setup time (to CK)		t _{SUO}	1.0	_	1.0	_	ns	
Data output hold time (to CK)		t _{HO}	1.0	_	1.0	_	ns	
CS Low to Clock High	· !	tcslckh	6.0/8.0*2 *4	_	8.0 ^{*4}	_	ns	Figure 2.74
Clock Low to CS High		t _{CKLCSH}	6.0/8.0 ^{*2}	_	8.0	_	ns	to Figure 2.76
CS High time		t _{CSTD}	1	16	1	16	t _{PERIOD}	1
DS Low to CS High		t _{DSLCSH}	6.0/8.0 ^{*2}	_	10.6	_	ns	Figure 2.77
CS High to DS Tri-State		t _{CSHDST}	0.0	t _{PERIOD}	0.0	t _{PERIOD}	ns	1
S Low to DS Low		t _{CSLDSL}	0.0	_	0.0	_	ns	1
DS Tri-State to CS Low		t _{DSTCSL}	0.0	_	0.0	_	ns	1

Note 1. The DS shift setting (WRAPCFG.DSSFTCSx[4:0]) is 01000b for xSPI200.

Note 2. Specification at 133 MHz / Specification at 100 MHz

Note 3. These are values when the OEN assertion is extended in the Output Enable Asserting extension bit (COMCFG.OEASTEX = 1). Note 4. These are the values when the CS assertion is extended in the CS asserting extension bit (LIOCFGCSn.CSASTEX = 1).




Figure 2.73 xSPI clock / DS timing




Figure 2.74 SDR transmit/receive timing (1S-1S-1S, 1S-2S-2S, 2S-2S-2S, 1S-4S-4S, 4S-4S-4S)




Figure 2.75 DDR transmit/receive timing (4S-4D-4D, 8D-8D-8D)




Figure 2.76 DDR transmit/receive timing (HyperRAM write)




Figure 2.77 DS to CS signal timing

2.5.5.13 Delta-Sigma Interface Timing

Conditions: $V_{OH} = VCC33 \times 0.5$, $V_{OL} = VCC33 \times 0.5$, C = 30 pF

Table 2.37 $\Delta\Sigma$ interface timing

Parameter		Symbol	Min.	Max.	Unit	Reference figure		
DSMIF	Clock cycle	Master	- Docyc	40	200	ns	Figure 2.78	
		Slave		40	200			
	Clock high level	Master	- Dockwiii	16	_	ns		
		Slave		16	_			
	Clock low level	Master	t _{DSCKWL}	16	_	ns		
		Slave		16	_			
	Setup time	Master	t _{SU}	15	_	ns	Figure 2.79, Figure 2.80	
		Slave		10	_			
	Hold time	Master	t _H	0	_	ns		
		Slave		10	_]		




Figure 2.78 Clock input/output timing




Figure 2.79 Reception timing (MCLKn rising synchronous)




Figure 2.80 Reception timing (MCLKn falling synchronous)

2.5.5.14 Ethernet Interface Timing

$$V_{OH} = VCC18 \times 0.5$$
, $V_{OL} = VCC18 \times 0.5$, $C = 15$ pF (RGMII)

$$\begin{split} &V_{OH} = VCC33 \times 0.5, \ V_{OL} = VCC33 \times 0.5, \ C = 25 \ pF \ (RMII) \\ &V_{OH} = VCC33 \times 0.5, \ V_{OL} = VCC33 \times 0.5, \ C = 30 \ pF \ (MII) \end{split}$$

Table 2.38 Ethernet interface timing

Parameter			Symbol	Min.	Max.	Unit	Reference figure
Ethernet	ETHn_TXCLK, ETHn_RXCLK cycle	1 Gbps	t _{RGMIIck}	7.2	8.8	ns	Figure 2.81
(RGMII)	time duration	100 Mbps	1	36	44		
		10 Mbps	1	360	440		
	ETHn_TXCLK, ETHn_RXCLK	1 Gbps	_	125 – 50 ppm	125 + 50 ppm	MHz	
	frequency	100 Mbps	1	25 – 50 ppm	25 + 50 ppm		
		10 Mbps	1	2.5 – 50 ppm	2.5 + 50 ppm		
	ETHn_TXCLK, ETHn_RXCLK duty	1 Gbps	_	45	55	%	
	cicle	100 Mbps 10 Mbps		40	60		
	ETHn_TXCLK, ETHn_TXD0 to ETHn_TXD3, ETHn_TXEN (TX_CTL), ETHn_RXCLK, ETHn_RXD0 to ETHn_RXD3, ETHn_RXDV (RX_CTL) rise/fall time			_	0.75	ns	
	ETHn_TXD0 to ETHn_TXD3, ETHn_TXEN (TX_CTL) to ETHn_TXCLK output skew			-0.5	0.5	ns	
	ETHn_RXD0 to ETHn_RXD3, ETHn_RXDV (RX_CTL) setup time			1	_	ns	
	ETHn_RXD0 to ETHn_RXD3, ETHn_RX hold time	t _{RGMIIh}	1	_	ns		
Ethernet	ETHn_RXCLK cycle time	t _{RMIIck}	20	_	ns	Figure 2.82	
RMII)	ETHn_RXCLK frequency Typ. 50 MHz			50 – 50 ppm	50 + 50 ppm	MHz	
	ETHn_RXCLK duty	_	35	65	%		
	ETHn_RXCLK rise/fall time			0.5	3.5	ns	
	ETHn_TXD0, ETHn_TXD1, ETHn_TXEN output delay time			2.5	12	ns	
	ETHn_RXD0, ETHn_RXD1, ETHn_RXER, ETHn_RXDV (CRS_DV) setup time			4	_	ns	
	ETHn_RXD0, ETHn_RXD1, ETHn_RXER, ETHn_RXDV (CRS_DV) hold time			2	_	ns	
	ETHn_TXD0, ETHn_TXD1, ETHn_TXEN, ETHn_RXD0, ETHn_RXD1, ETHn_RXER, ETHn_RXDV (CRS_DV) rise/fall time		t _{RMIIr} , t _{RMIIf}	0.5	4	ns	
Ethernet	ETHn_TXCLK, ETHn_RXCLK cycle	100 Mbps	t _{MIIck}	40	_	ns	Figure 2.83
MII)	time	10 Mbps		400	_		
	ETHn_TXCLK, ETHn_RXCLK	100 Mbps	_	25 – 50 ppm	25 + 50 ppm	MHz	
	frequency 10 Mbps			2.5 – 50 ppm	2.5 + 50 ppm		
	ETHn_TXD0 to ETHn_TXD3, ETHn_TXEN, ETHn_TXER output delay time			1	20	ns	
	ETHn_RXD0 to ETHn_RXD3, ETHn_RXDV, ETHn_RXER setup time			10	_	ns	
	ETHn_RXD0 to ETHn_RXD3, ETHn_RXETHn_RXER hold time	XDV,	t _{MIIh}	10		ns	

Table 2.39 Ethernet interface timing (MAC to MAC connection mode)

Paramete	r	Symbol	Min.	Max.	Unit	Reference figure	
Ethernet	ETH2_TXCLK, ETH2_RXCLK cycle time	t _{MRGMIIck}	7.2	8.8	ns	Figure 2.84	
(RGMII)	ETH2_TXCLK, ETH2_RXCLK frequency Typ. 125 MHz	_	125 – 50 ppm	125 + 50 ppm	MHz	lz	
	ETH2_TXCLK, ETH2_RXCLK duty clcle	_	45	55	%		
	ETH2_TXCLK, ETH2_TXD0 to ETH2_TXD3, ETH2_TXEN (TX_CTL), ETH2_RXCLK, ETH2_RXD0 to ETH2_RXD3, ETH2_RXDV (RX_CTL) rise/fall time	t _{MRGMIIr} , t _{MRGMIIf}	_	0.75	ns		
	ETH2_TXD0 to ETHn_TXD3, ETHn_TXEN (TX_CTL) output skew	t _{MRGMIIos}	_	0.6	ns		
	ETH2_TXD0 to ETH2_TXD3, ETH2_TXEN (TX_CTL) output setup time	t _{MRGMIIso}	1.1	_	ns		
	ETH2_TXD0 to ETH2_TXD3, ETH2_TXEN (TX_CTL) output hold time	t _{MRGMIIho}	1.1	_	ns		
	ETH2_RXD0 to ETH2_RXD3, ETH2_RXDV (RX_CTL) input setup time	t _{MRGMIIsi}	-0.7	_	ns		
	ETH2_RXD0 to ETH2_RXD3, ETH2_RXDV (RX_CTL) input hold time	t _{MRGMIIhi}	2.9	_	ns		
Ethernet	ETH2_REFCLK cycle time	t _{MMIIck}	40	_	ns	Figure 2.85	
(MII)	ETH2_REFCLK frequency Typ. 25 MHz	_	25 – 50 ppm	25 + 50 ppm	MHz	1	
	ETH2_TXD0 to ETH2_TXD3, ETH2_TXEN, ETH2_TXER output delay time	t _{MMIId}	11	25	ns		
	ETH2_RXD0 to ETH2_RXD3, ETH2_RXDV, ETH2_RXER setup time	t _{MMIIs}	10	_	ns		
	ETH2_RXD0 to ETH2_RXD3, ETH2_RXDV, ETH2_RXER hold time	t _{MMIIh}	0	_	ns		




Figure 2.81 RGMII transmission and reception timing (n = 0 to 2, m = 0 to 3)




Figure 2.82 RMII transmission and reception timing (n = 0 to 2, m = 0 to 1)




Figure 2.83 MII transmission and reception timing (n = 0 to 2, m = 0 to 3)




Figure 2.84 RGMII transmission and reception timing (MAC to MAC connection mode) (m = 0 to 3)




Figure 2.85 MII transmission and reception timing (MAC to MAC connection mode) (m = 0 to 3)

2.5.5.15 Serial Management Interface Timing

$$V_{OH} = VCC18 \times 0.5, V_{OL} = VCC18 \times 0.5, C = 30 \text{ pF (1.8 V)}$$

$$V_{OH} = VCC33 \times 0.5, V_{OL} = VCC33 \times 0.5, C = 30 \text{ pF } (3.3 \text{ V})$$

Table 2.40 Serial management interface timing

Parameter		Symbol	Min.	Max.	Unit	Reference figure	
MDIO	MDC output cycle time	GMAC_MDC, ETHSW_MDC	T _{MDCck}	80	_	ns	Figure 2.86
		ESC_MDC		400	_	ns	
	MDIO output delay time (for MDC fall)*1 MDIO input setup time (for MDC rise)		T _{MDIOd}	_	20	ns	
			T _{MDIOs}	18	_	ns	
	MDIO input hold time (for MDC rise)	GMAC_MDC, ETHSW_MDC	T _{MDIOh}	0	_	ns	
		ESC_MDC		10	_	ns	

Note 1. The output timing from ETHSW is based on the rising edge of MDC, and the output delay can be set in the register.




Figure 2.86 Serial management interface timing

2.5.5.16 SHOSTIF Timing

$$V_{OH} = VCC18 \times 0.5, V_{OL} = VCC18 \times 0.5, C = 30 \text{ pF } (1.8 \text{ V})$$

$$V_{OH} = VCC33 \times 0.5, V_{OL} = VCC33 \times 0.5, C = 30 \text{ pF } (3.3 \text{ V})$$

Table 2.41 SHOSTIF timing

Parameter		Symbol	Min.	Max.	Unit	Reference figure	
SHOSTIF	Clock cycle time	t _{SHck}	25	_	ns	Figure 2.87	
	Clock high time	t _{CH}	0.45	0.55	t _{SHck}		
	Clock low time	t _{CL}	0.45	0.55	t _{SHck}		
	Clock rise slew rate	t _{CRT}	0.1	_	V/ns		
	Clock fall slew rate	t _{CFT}	0.1	_	V/ns		
	CS# high time	t _{CS}	2	_	t _{SHck}	Figure 2.88, Figure	
	CS# active setup time	t _{CSS}	15	_	ns	2.89	
	CS# active hold time	tcsH	15	_	ns		
	Data input setup time	t _{SU}	3	_	ns		
	Data input hold time	t _{HD}	10.5	_	ns		
	Clock low to output valid	t _V	_	15.5	ns		
	Data output hold time	t _{HO}	6	_	ns		
	Data output disable time	t _{DIS}	_	18	ns		




Figure 2.87 SHOSTIF clock timing




Figure 2.88 SHOSTIF timing (SCPH = 0)




Figure 2.89 SHOSTIF timing (SCPH = 1)

2.5.5.17 PHOSTIF Timing

$$V_{OH} = VCC33 \times 0.5$$
, $V_{OL} = VCC33 \times 0.5$, $C = 30 \text{ pF}$

(1) Synchronous SRAM Interface Mode

Table 2.42 PHOSTIF timing (Synchronous SRAM interface mode)

No.	Parameter	Symbol	Min.	Max.	Unit	Reference figure
1	HCKIO input cycle	t _{HCKIO}	20.0	_	ns	Figure 2.90 to
2	HCKIO High-level width	t _{нвнісн}	0.5 × t _{HCKIO} - 2.1	0.5 × t _{HCKIO} + 2.1	ns	Figure 2.94
3	HCKIO Low-level width	t _{HBLOW}	0.5 × t _{HCKIO} - 2.1	0.5 × t _{HCKIO} + 2.1	ns	
4	Address and HCS0#/HCS1# input setup time (to HCKIO ↑)	t _{SKHA}	4.0	_	ns	
5	Address and HCS0#/HCS1# input hold time (to HCKIO ↑)	t _{HKHA}	1.0	_	ns	
6	HWR0#/HWR1# input setup time (to HCKIO ↑)	tskhwr	4.0	_	ns	
7	HWR0#/HWR1# input hold time (to HCKIO ↑)	tHKHWR	1.0	_	ns	
8	HWRSTB# input setup time (to HCKIO ↑)	t _{SKHWRSTB}	4.0	_	ns	
9	HWRSTB# input hold time (to HCKIO ↑)	t _{HKHWRSTB}	1.0	_	ns	
10	HRD# input setup time (to HCKIO ↑)	tskhrd	4.0	_	ns	
11	HRD# input hold time (to HCKIO ↑)	t _{HKHRD}	1.0	_	ns	
12	Data input setup time (to HCKIO ↑)	t _{SKIHD}	4.0	_	ns	
13	Data input hold time (to HCKIO ↑)	t _{HKIHD}	1.0	_	ns	
14	Data and HWAIT# output delay time (to HRD# ↓)	t _{DKHDHR}	1.0	_	ns	
15	Data and HWAIT# output hold time (to HRD# ↑)	t _{HKOHD}	_	11.0	ns	
16	Data and HWAIT# output delay time (to HCS0#/HCS1# ↓)	t _{DKHD}	1.0	_	ns	
17	Data and HWAIT# output hold time (to HCS0#/HCS1# ↑)	thkwtcs	_	11.0	ns	
18	HWAIT# output delay time (to HWRSTB#, HWR0#/HWR1# ↓)	t _{DKHWT}	1.0	_	ns	
19	HWAIT# output hold time (to HWRSTB#, HWR0#/HWR1# ↑)	t _{HKWTWR}	_	11.0	ns	
20	HWAIT# output delay time (to HCKIO ↑)	t _{DKHWTV}	2.0	11.0	ns	
21	Data output delay time (to HCKIO ↑)	t _{DKHDV}	2.0	11.0	ns	
22	Data and HWAIT# valid data output hold time (to HRD# ↑)	t _{HKHWTHR}	1.0	_	ns	1
23	HWR0#/HWR1#, HWRSTB# recovery time (High-level width)	t _{WHWR}	40.0	_	ns	1
24	HRD# recovery time (High-level width)	t _{WHRD}	40.0	_	ns	




Figure 2.90 PHOSTIF write timing (Synchronous SRAM interface mode)




Figure 2.91 PHOSTIF read timing (Synchronous SRAM interface mode)




Figure 2.92 PHOSTIF page read timing (Synchronous SRAM interface mode)




Figure 2.93 PHOSTIF write timing (PHOSTIF register write) (Synchronous SRAM interface mode)




Figure 2.94 PHOSTIF read timing (PHOSTIF register read) (Synchronous SRAM interface mode)

(2) Asynchronous SRAM Interface Mode

Table 2.43 PHOSTIF timing (Asynchronous SRAM interface mode)

No.	Parameter	Symbol	Min.	Max.	Unit	Reference figure
1	Address, HCS0#/HCS1# input setup time (to HWRSTB#, HWR0#/ HWR1# \ \)	t _{ADDWRS}	0	_	ns	Figure 2.95 to Figure 2.98
2	HWR0#/HWR1# and HWRSTB# recovery time (High-level width)	t _{WRW}	20.0	_	ns	
3	Data input setup time (to HWRSTB#, HWR0#/HWR1# ↓)	t _{WRS}	0	_	ns	
4	Data input hold time (to HWRSTB#, HWR0#/HWR1# ↑)	t _{WRH}	0	_	ns	
5	HWAIT# output delay time (to HCS0#/HCS1# ↓)	t _{CLZ}	1.0	_	ns	
6	HWAIT# output delay time (to HWRSTB#, HWR0#/HWR1# ↓)	t _{WAITD}	1.0	_	ns	
7	HWAIT# valid data output delay time (for HWRSTB#, HWR0#/HWR1# ↓)	t _{WRWAITF}	_	39.2	ns	
8	HWAIT# valid data output hold time (for HWRSTB#, HWR0#/HWR1# ↑)	t _{WAITVH}	0	_	ns	
9	HWAIT# output hold time (to HWR0#/HWR1#, HWRSTB# ↑)	t _{WAITH}	_	11.0	ns	-
10	HWAIT# output hold time (to HCS0#/HCS1# ↑)	t _{CHZ}	_	11.0	ns	-
11	Address and HCS0#/HCS1# input setup time (to HRD# ↓)	t _{ADDRDS}	0	_	ns	-
12	Address input hold time in page access (to HRD# ↑)	t _{ADDRDH}	0	_	ns	-
13	HRD# recovery time (High-level width)	t _{RDW}	20.0	_	ns	-
14	Data and HWAIT# output delay time (to HRD# ↓)	t _{RDLZ}	1.0	_	ns	-
15	HWAIT# valid data output delay time (to HRD# ↓)	t _{RDWAITF}	_	39.2	ns	-
16	Data fixing time (to HWAIT# ↑)	t _{WAITR}	0	_	ns	-
17	Data and HWAIT# valid data output hold time (to HRD# ↑)	t _{DATAOH}	1.0	_	ns	-
18	Data and HWAIT# output hold time (to HRD# ↑)	t _{RDHZ}	_	11.0	ns	-
19	Data and HWAIT# output delay time in on-page access (to addresses)	t _{PAGEOND}	18.0	29.2	ns	-
20	Data and HWAIT# output delay time in off-page access (to addresses) (when not crossing a 16-byte boundary)	t _{PAGEOFD}	18.0	29.2	ns	
20	Data and HWAIT# output delay time in off-page access (to addresses) (when crossing a 16-byte boundary)	t _{PAGEOFD}	18.0	29.2	ns	
21	HWAIT# valid data output delay time (to HCS0#/HCS1# ↓)	t _{WAITVD}	_	39.2	ns	
22	Data fixing time (to addresses)	t _{ADDFIX}	18.0	_	ns	




Figure 2.95 PHOSTIF write timing (Asynchronous SRAM interface mode)




Figure 2.96 PHOSTIF read timing (Asynchronous SRAM interface mode)




Figure 2.97 PHOSTIF page read timing (Asynchronous SRAM interface mode)




Figure 2.98 PHOSTIF register read timing (Asynchronous SRAM interface mode)

(3) Synchronous Burst SRAM Type Transfer Mode

Table 2.44 PHOSTIF timing (Synchronous Burst SRAM Type transfer mode)

No.	Parameter	Symbol	Min.	Max.	Unit	Reference figure
1	HCKIO input cycle	t _{HCKIO}	20.0	_	ns	Figure 2.99 to
2	HCKIO High-level width	t _{HBHIGH}	0.5 × t _{HCKIO} - 2.1	0.5 × t _{HCKIO} + 2.1	ns	Figure 2.102
3	HCKIO Low-level width	t _{HBLOW}	0.5 × t _{HCKIO} - 2.1	0.5 × t _{HCKIO} + 2.1	ns	
4	Address and HCS0#/HCS1# input setup time (to HCKIO ↑)	t _{SKPHA}	4.0	_	ns	
5	Address and HCS0#/HCS1# input hold time (to HCKIO ↑)	t _{HKPCS}	1.0	_	ns	
6	Address and HCS0#/HCS1# input setup time (to HCKIO ↓)	t _{SKNHA}	4.0	_	ns	
7	Address and HCS0#/HCS1# input hold time (to HCKIO ↓)	t _{HKNHA}	1.0	_	ns	
8	HWR0#/HWR1# input setup time (to HCKIO ↑)	t _{SKPHWR}	4.0	_	ns	
9	HWR0#/HWR1# input hold time (to HCKIO ↑)	t _{HKPHWR}	1.0	_	ns	
10	HWR0#/HWR1# input setup time (to HCKIO ↓)	t _{SKNHWR}	4.0	_	ns	
11	HWR0#/HWR1# input hold time (to HCKIO ↓)	t _{HKNHWR}	1.0	_	ns	-
12	HBS#, HWRSTB# input setup time (to CKIO ↑)	t _{SKPHBCY}	4.0	_	ns	-
13	HBS#, HWRSTB# input hold time (to CKIO ↑)	tHKPHBCY	1.0	_	ns	-
14	HBS#, HWRSTB# input setup time (to CKIO ↓)	t _{SKNHBCY}	4.0	_	ns	
15	HBS#, HWRSTB# input hold time (to CKIO ↓)	tHKNHBCY	1.0	_	ns	-
16	HRD# input setup time (to CKIO ↑)	t _{SKPHRD}	4.0	_	ns	-
17	HRD# input hold time (to CKIO ↑)	t _{HKPHRD}	1.0	_	ns	-
18	HRD# input setup time (to CKIO ↓)	t _{SKNHRD}	4.0	_	ns	-
19	HRD# input hold time (to CKIO ↓)	t _{HKNHRD}	1.0	_	ns	
20	Data input setup time (to CKIO ↑)	t _{SKPHD}	4.0	_	ns	-
21	Data input hold time (to CKIO ↑)	t _{HKPHD}	1.0	_	ns	-
22	Data input setup time (to CKIO ↓)	t _{SKNHD}	4.0	_	ns	-
23	Data input hold time (to CKIO ↓)	t _{HKNHD}	1.0	_	ns	-
24	Data output delay time (to HRD# ↓)	t _{DKNHRD}	1.0	_	ns	-
25	Data output hold time (to HRD# ↑)	t _{HKPHRD}	_	11.0	ns	-
26	Data output delay time (to HCKIO ↑)	t _{DKPHD}	2.0	11.0	ns	1
27	Data output delay time (to HCKIO ↓)	t _{DKNHD}	2.0	11.0	ns	1
28	HWAIT# output delay time (to HCKIO ↑)	t _{DKPHWT}	2.0	11.0	ns	1
29	HWAIT# output delay time (to HCKIO ↓)	t _{DKNHWT}	2.0	11.0	ns	1
30	Data output hold time (to HCS0#/HCS1# ↑)	t _{HKPHCS}	_	11.0	ns	1
31	HWRSTB# recovery time (High-level width)	t _{WHWR}	40.0	_	ns	1
32	HRD# recovery time (High-level width)	t _{WHRD}	40.0	_	ns	1




Figure 2.99 PHOSTIF write timing (Synchronous Burst SRAM Type transfer mode, Address/Data separation)




Figure 2.100 PHOSTIF read timing (Synchronous Burst SRAM Type transfer mode, Address/Data separation)




Figure 2.101 PHOSTIF write timing (Synchronous Burst SRAM Type transfer mode, Address/Data multiplexing)




Figure 2.102 PHOSTIF read timing (Synchronous Burst SRAM Type transfer mode, Address/Data multiplexing)

2.6 USB Characteristics

Table 2.45 On-chip USB low-speed (host only) characteristics

Parameter	Symbol	Min.	Тур.	Max.	Unit	Reference figure
Rising time	t _{LR}	75	_	300	ns	Figure 2.103, Figure 2.104
Falling time	t _{LF}	75	_	300	ns	
Rising/falling time ratio	t _{LR} /t _{LF}	80	_	125	%	




Figure 2.103 USB_DP, USB_DM output timing (low-speed/host only)




Figure 2.104 Measurement circuit (low-speed/host only)

Table 2.46 On-chip USB full-speed characteristics

Parameter	Symbol	Min.	Тур.	Max.	Unit	Reference figure
Rising time	t _{FR}	4	_	20	ns	Figure 2.105, Figure 2.106
Falling time	t _{FF}	4	_	20	ns	
Rising/falling time ratio	t _{FR} /t _{FF}	90	_	111.11	%	




Figure 2.105 USB_DP, USB_DM output timing (full speed)




Figure 2.106 Measurement circuit (full speed)

Table 2.47 On-chip USB high-speed characteristics

Parameter	Symbol	Min.	Тур.	Max.	Unit	Reference figure
Rising time	t _{HSR}	_	_	2.133	V/µs	Figure 2.107, Figure 2.108
Falling time	t _{HSF}	_	_	2.133	V/µs	
Output resistors (also used as high-speed terminating resistor)	Z _{HSDRV}	40.5	_	49.5	Ω	_

Note: The output resistors (ZHSDRV) for connection to the USB_DP and USB_DM pins are within the LSI.




Figure 2.107 USB_DP, USB_DM output timing (high speed)




Figure 2.108 Measurement circuit (high speed)

2.7 A/D Conversion Characteristics

Table 2.48 12-Bit A/D (unit 0) conversion characteristics

Parameter Resolution Analog input capacitance			Тур.	Max.	Unit	Reference figure
			12			_
			_	13	pF	_
Channel-dedicated sample-and- hold circuits in use (AN000 to AN002)	Conversion time *1 Permissible signal source impedance Max. = 1.0 k Ω	1.52	_	_	μs	_
	Offset error	_	_	±13	LSB	_
	Full-scale error	_	_	±13	LSB	_
	Quantization error	_	±0.5	_	LSB	_
	Absolute accuracy	_	_	±14	LSB	_
	DNL differential non-linearity error	_	_	±3	LSB	_
	INL integral non-linearity error	_	_	±4	LSB	_
	Holding characteristics of sample- and-hold circuits	_	_	2.67	μs	_
	Dynamic range	0.15	_	VREFH0 - 0.15	V	_
Channel-dedicated sample-and- hold circuits not in use (AN000 to AN007)	Conversion time*1 Permissible signal source impedance Max. = 1.0 kΩ	0.84	_	_	μs	_
	Offset error	_	_	±11	LSB	_
	Full-scale error	_	_	±11	LSB	_
	Quantization error	_	±0.5	_	LSB	_
	Absolute accuracy	_	_	±12	LSB	_
	DNL differential non-linearity error	-	_	±3	LSB	_
	INL integral non-linearity error	_	_	±4	LSB	_

Note: The specified values in the table apply when there is no access to the external bus during A/D conversion. If access proceeds during A/D conversion, values may not fall within the specified ranges.

Note 1. The conversion time is the total of the sampling time and the comparison time.

Table 2.49 12-Bit A/D (unit 1) conversion characteristics

,	i, conversion enaracteriones					
Parameter			Тур.	Max.	Unit	Reference figure
Resolution		12	-		bits	_
Conversion time*1	Permissible signal source impedance Max = 1.0 kΩ	0.84	_	_	μs	_
Analog input capacitance		_	_	13	pF	_
Offset error		_	_	±11	LSB	_
Full-scale error		_	_	±11	LSB	_
Quantization error		_	±0.5	_	LSB	_
Absolute accuracy		_	_	±12	LSB	_
DNL differential non-linearity error		-	_	±3	LSB	_
INL integral non-linearity error		_	_	±4	LSB	_

Note: The specified values in the table apply when there is no access to the external bus during A/D conversion. If access proceeds during A/D conversion, values may not fall within the specified ranges.

Note 1. The conversion time is the total of the sampling time and the comparison time.




Figure 2.109 A/D converter equivalent circuit and peripheral configuration diagram

2.8 Temperature Sensor Characteristics

Table 2.50 Temperature sensor characteristics

Parameter	Min.	Тур.	Max.	Unit	Test Conditions
Relative accuracy	_	±1	_	°C	*1
Temperature slope	_	0.0625	_	°C/LSB	_
Output code (at 25°C)	_	1545 (decimal)	_	_	TSUSAD register

Note 1. 2-point calibration (Tj = 25°C and Tj = 85°C) and 8 times averaging.

2.9 Debug Interface Timing

Condition: $V_{OH} = VCC33 \times 0.5$, $V_{OL} = VCC33 \times 0.5$

Table 2.51 Debug interface timing (1 of 2)

Parameter		Symbol	Min.	Max.	Unit	Reference figure
TCK cycle time	With an ICE connected	t _{TCKcyc}	30 ^{*1}	_	ns	Figure 2.110
	For use in BSCAN]	80	_		
TCK high pulse width		t _{TCKH}	0.4	0.6	t _{TCKcyc}	
TCK low pulse width		t _{TCKL}	0.4	0.6	t _{TCKcyc}	
TDI setup time	TDI setup time		5	_	ns	Figure 2.111
TDI hold time		t _{TDIH}	5	_	ns	Output load: 30 pF
TMS/SWDIO setup tii	me	t _{TMSS}	5	_	ns	
TMS/SWDIO hold tim	е	t _{TMSH}	5	_	ns	
SWDIO delay time		t _{SWDO}	_	15	ns	
TDO delay time	With an ICE connected	t _{TDOD}	_	15	ns	
	For use in BSCAN	1	_	22		

Table 2.51 Debug interface timing (2 of 2)

Parameter		Symbol	Min.	Max.	Unit	Reference figure
Capture register setup time		t _{CAPTS}	5	_	ns	Figure 2.112
Capture register hold time		t _{CAPTH}	5	_	ns	
Update register delay time		t _{UPDATED}	_	15	ns	
Trace clock cycle		t _{TCYC}	20	_	ns	Figure 2.113
Trace data delay	Trace clock: P18_6	t _{TDT}	-2.9	3.2	ns	Output load: 15 pF
time	Trace clock: P17_4		-2.8	3.3		
	Trace clock: P22_2		-2.2 ^{*2}	4.0		

Note 1. This value is the minimum cycle time for the normal operation of internal circuits.

The actual cycle time should be determined in consideration of the TCK capture edge timing and cable length of the connected ICE.

Note 2. If P22_1 is not used as trace control, this value is -1.8 ns.




Figure 2.110 TCK input timing




Figure 2.111 Data transfer timing




Figure 2.112 Boundary scan input/output timing




Figure 2.113 Trace interface timing

Appendix 1. Package Dimensions

Information on the latest version of the package dimensions or mountings is displayed in "Packages" on the Renesas Electronics Corporation website.




Figure 1.1 225 pin FBGA

7 9 11 13 15 6 8 10 12 14

φeee M C A B

φfff∭ C

n X φb

aaa ccc

ddd

eee

fff

0.15


0.20


0.12 0.15

0.08

225

JEITA Package code	RENESAS code	MASS(TYP.)[g]
P-LFBGA121-10x10-0.80	PLBG0121GF-A	0.23





Reference	Dimens	sion in Milli	meters
Symbol	Min.	Nom.	Max.
D	_	10.00	-
E	_	10.00	_
D1	_	8.00	_
E1	_	8.00	_
Α	_	_	1.40
A1	0.27	_	_
b	0.38	0.43	0.48
е	_	0.80	_
aaa	_	_	0.15
ccc	_	_	0.20
ddd	_	_	0.12
eee	_	_	0.15
fff	_	_	0.08
n	_	121	

Figure 1.2 121 pin FBGA

RZ/N2L Datasheet Revision Histrory

Revision Histrory

Revision 1.00 — June 10, 2022

• Initial release

Revision 1.10 — July 29, 2022

2. Electrical Characteristics:

- Corrected Table 2.21 Bus timing [Conditions: V_{OH} = VCC33 × 0.5, V_{OL} = VCC33 × 0.5, C = 15 pF (CKIO), 30 pF (others), T_jmin = -40°C1
- Corrected Table 2.22 Bus timing [Conditions: V_{OH} = VCC33 × 0.5, V_{OL} = VCC33 × 0.5, C = 12 pF (CKIO), 12 pF (others), T_jmin = -20°C1

Revision 1.20 — September 30, 2022

1. Overview:

- Corrected Table 1.3 System.
- Corrected Table 1.15 Others.

2. Electrical Characteristics:

- Corrected Figure 2.10 Mode input timing.
- Corrected Table 2.33 IIC timing.



Notice

- 1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation or any other use of the circuits, software, and information in the design of your product or system. Renesas Electronics disclaims any and all liability for any losses and damages incurred by you or third parties arising from the use of these circuits, software, or information.
- 2. Renesas Electronics hereby expressly disclaims any warranties against and liability for infringement or any other claims involving patents, copyrights, or other intellectual property rights of third parties, by or arising from the use of Renesas Electronics products or technical information described in this document, including but not limited to, the product data, drawings, charts, programs, algorithms, and application examples.
- 3. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics
- 4. You shall be responsible for determining what licenses are required from any third parties, and obtaining such licenses for the lawful import, export, manufacture, sales, utilization, distribution or other disposal of any products incorporating Renesas Electronics products, if required.
- 5. You shall not alter, modify, copy, or reverse engineer any Renesas Electronics product, whether in whole or in part. Renesas Electronics disclaims any and all liability for any losses or damages incurred by you or third parties arising from such alteration, modification, copying or reverse engineering.
- 6. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The intended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.
 - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; industrial robots; etc.
 - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control (traffic lights); large-scale communication equipment; key financial terminal systems; safety control equipment; etc.

Unless expressly designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not intended or authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems; surgical implantations; etc.), or may cause serious property damage (space system; undersea repeaters; nuclear power control systems; aircraft control systems; key plant systems; military equipment; etc.). Renesas Electronics disclaims any and all liability for any damages or losses incurred by you or any third parties arising from the use of any Renesas Electronics product that is inconsistent with any Renesas Electronics data sheet, user's manual or other Renesas Electronics document.

- 7. No semiconductor product is absolutely secure. Notwithstanding any security measures or features that may be implemented in Renesas Electronics hardware or software products, Renesas Electronics shall have absolutely no liability arising out of any vulnerability or security breach, including but not limited to any unauthorized access to or use of a Renesas Electronics product or a system that uses a Renesas Electronics product. RENESAS ELECTRONICS DOES NOT WARRANT OR GUARANTEE THAT RENESAS ELECTRONICS PRODUCTS, OR ANY SYSTEMS CREATED USING RENESAS ELECTRONICS PRODUCTS WILL BE INVULNERABLE OR FREE FROM CORRUPTION, ATTACK, VIRUSES, INTERFERENCE, HACKING, DATA LOSS OR THEFT, OR OTHER SECURITY INTRUSION ("Vulnerability Issues"). RENESAS ELECTRONICS DISCLAIMS ANY AND ALL RESPONSIBILITY OR LIABILITY ARISING FROM OR RELATED TO ANY VULNERABILITY ISSUES. FURTHERMORE, TO THE EXTENT PERMITTED BY APPLICABLE LAW, RENESAS ELECTRONICS DISCLAIMS ANY AND ALL WARRANTIES, EXPRESS OR IMPLIED, WITH RESPECT TO THIS DOCUMENT AND ANY RELATED OR ACCOMPANYING SOFTWARE OR HARDWARE, INCLUDING BUT NOT LIMITED TO THE IMPLIED WARRANTIES OF MERCHANTABILITY. OR FITNESS FOR A PARTICULAR PURPOSE.
- 8. When using Renesas Electronics products, refer to the latest product information (data sheets, user's manuals, application notes, "General Notes for Handling and Using Semiconductor Devices" in the reliability handbook, etc.), and ensure that usage conditions are within the ranges specified by Renesas Electronics with respect to maximum ratings, operating power supply voltage range, heat dissipation characteristics, installation, etc. Renesas Electronics disclaims any and all liability for any malfunctions, failure or accident arising out of the use of Renesas Electronics products outside of such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of Renesas Electronics products, semiconductor products have specific characteristics, such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Unless designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not subject to radiation resistance design. You are responsible for implementing safety measures to guard against the possibility of bodily injury, injury or damage caused by fire, and/or danger to the public in the event of a failure or malfunction of Renesas Electronics products, such as safety design for hardware and software, including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult and impractical, you are responsible for evaluating the safety of the final products or systems manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. You are responsible for carefully and sufficiently investigating applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive, and using Renesas Electronics products in compliance with all these applicable laws and regulations. Renesas Electronics disclaims any and all liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. Renesas Electronics products and technologies shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You shall comply with any applicable export control laws and regulations promulgated and administered by the governments of any countries asserting jurisdiction over the parties or transactions.
- 12. It is the responsibility of the buyer or distributor of Renesas Electronics products, or any other party who distributes, disposes of, or otherwise sells or transfers the product to a third party, to notify such third party in advance of the contents and conditions set forth in this document.
- 13. This document shall not be reprinted, reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 14. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products.
- (Note1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its directly or indirectly controlled subsidiaries.
- (Note2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

(Rev.5.0-1 October 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit: www.renesas.com/contact/.