User's Guide

# MCU Bootloader Reference Manual



Document identifier: MCUBOOTRM

Rev. 5, 01 June 2021

# **Contents**

Chapter 1 Introduction	5
1.1 Introduction	Ę
1.2 Terminology	
1.3 Block Diagram	
1.4 Features Supported	
1.5 Components supported	
Chapter 2 Functional description	g
2.1 Introduction	
2.2 Memory map	
2.3 MCU Bootloader Configuration Area (BCA)	
2.4 Start-up process	
2.5 Clock configuration	
2.6 Bootloader entry point	
2.7 Application integrity check	
2.7.1 MCU bootloader flow with integrity checker	
2.7.1.1 Bootloader initialization	
2.7.1.2 Staying in or leaving bootloader	
2.7.1.2 Staying in the leaving boottoader	15
Chapter 3 MCU bootloader protocol	
3.1 Introduction	
3.2 Command with no data phase	
3.3 Command with incoming data phase	
3.4 Command with outgoing data phase	
0.4 Command with outgoing data phase	
Chapter 4 Bootloader packet types	21
4.1 Introduction	
4.2 Ping packet	
4.3 Ping Response packet	
4.4 Framing packet	
4.5 CRC16 algorithm	
4.6 Command packet	
4.7 Response packet	
4.7 Response packet	20
Chapter 5 MCU bootloader command API	29
5.1 Introduction	20
5.2 GetProperty command	
5.3 SetProperty command	
5.4 FlashEraseAll command	
5.5 FlashEraseRegion command	
5.6 FlashEraseAllUnsecure command	
5.7 ReadMemory command	
5.8 WriteMemory command	
5.9 FillMemory command	
5.10 FlashSecurityDisable command	
5.11 Execute command	
5.12 Call command	41

9.4.3 Bootloader memory map configuration	87
Chapter 10 Creating a custom flash-resident bootloader	89
10.1 Introduction	
10.2 Where to start	
10.3 Flash-resident bootloader source tree	
10.4 Modifying source files	89
10.5 Example	
10.6 Modifying a peripheral configuration macro	90
10.7 How to generate MMCAU functions in binary image	90
Chapter 11 Bootloader Reliable Update	93
11.1 Introduction	
11.2 Functional description	
11.2.1 Bootloader workflow with reliable update	
11.2.2 Reliable update implementation types	
11.2.3 Reliable update flow	
11.2.3.1 Software implementation	
11.2.3.2 Hardware implementation	
11.3 Configuration macros	
11.4 Get property	
Chapter 12 Appendix A: Status and error codes	100
	404
Chapter 13 Appendix B: GetProperty and SetProperty commands	104
Chapter 14 Revision History	107

# Chapter 1 Introduction

#### 1.1 Introduction

The MCU bootloader is a configurable flash programming utility that operates over a serial connection on MCU devices. It enables quick and easy programming of the devices through the entire product life cycle including application development, final product manufacturing, and more. The bootloader is preprogrammed by NXP into ROM or flash on select devices. The release also comprises of full source code that is configurable. Host-side command line and GUI tools are available to communicate with the bootloader. Users can utilize host tools to upload and/or download application code via bootloader.

# 1.2 Terminology

target

The device running the bootloader firmware (aka the ROM).

host

The device sending commands to the target for execution.

source

The initiator of a communications sequence. For example, the sender of a command or data packet.

destination

Receiver of a command or data packet.

incoming

From host to target.


outgoing

From target to host.

# 1.3 Block Diagram

This block diagram describes the overall structure of the MCU bootloader.

User's Guide 5 / 108



# 1.4 Features Supported

Here are some of the features supported by the MCU bootloader:

- Supports UART, I2C, SPI, CAN, and USB peripheral interfaces.
- Automatic detection of an active peripheral.
- · Ability to disable a peripheral.
- · UART peripheral implements autobaud.
- Common packet-based protocol for all peripherals.
- · Packet error detection and retransmit.
- · Flash-resident configuration options.
- Supports flash security including mass erase and unlock security via the backdoor key.
- · Protection of RAM used by the bootloader while it is running.
- Provides command to read properties of the device such as flash and RAM size.
- Multiple options for executing the bootloader either at system start-up or under application control at runtime.
- Supports internal flash, serial QuadSPI, and other external memories.
- · Supports encrypted image download.

# 1.5 Components supported

Components for the bootloader firmware:

- Startup code (clocking, pinmux, etc.)
- · Command phase state machine
- · Command handlers
  - GenericResponse
  - FlashEraseAll
  - FlashEraseRegion
  - ReadMemory
  - ReadMemoryResponse
  - WriteMemory
  - FillMemory
  - FlashSecurityDisable
  - GetProperty
  - GetPropertyResponse
  - Execute
  - Call
  - Reset
  - SetProperty
  - FlashEraseAllUnsecure
  - FlashProgramOnce
  - FlashReadOnce
  - FlashReadOnceResponse
  - FlashReadResource
  - FlashReadResourceResponse
  - ConfigureMemory
  - ReliableUpdate
- · SB file state machine
  - Encrypted image support (AES-128)
- · Packet interface
  - Framing packetizer
  - Command/data packet processor
- · Memory interface
  - Abstract interface
  - Flash Driver Interface
  - Low-level flash driver
  - QuadSPI interface
  - Low-level QuadSPI driver

- On-the-fly QuadSPI decryption engine initialization
- · Peripheral drivers
  - I2C slave
  - SPI slave
  - CAN
    - Auto-baud detector
  - UART
    - · Auto-baud detector
  - USB device
    - USB controller driver
    - USB framework
    - USB HID class
    - USB Mass storage class
- CRC check engine
  - CRC algorithm

# Chapter 2 Functional description

#### 2.1 Introduction

The following subsections describe the MCU bootloader functionality.

# 2.2 Memory map

See MCU bootloader chapter of the reference manual of the particular System On Chip (SoC) for the ROM and RAM memory map used by the bootloader.

# 2.3 MCU Bootloader Configuration Area (BCA)

The MCU bootloader reads data from the Bootloader Configuration Area (BCA) to configure various features of the bootloader. The BCA resides in flash memory at offset 0x3C0 from the beginning of the user application and provides all the parameters required to configure the bootloader operation. For uninitialized flash, the MCU bootloader uses a predefined default configuration. A host application can use the MCU bootloader to program the BCA for use during subsequent initializations of the bootloader.

**NOTE**Flashloader does not support this feature.

Table 1. Configuration Fields for the MCU bootloader

Offset	Size (bytes)	Configuration Field	Description
0x00 - 0x03	4	tag	Magic number to verify bootloader configuration is valid. Must be set to 'kcfg'.
0x04 - 0x07	4	crcStartAddress	Start address for application image CRC check. To generate the CRC, see the CRC chapter.
0x08 - 0x0B	4	crcByteCount	Byte count for application image CRC check.
0x0C - 0x0F	4	crcExpectedValue	Expected CRC value for application CRC check.
0x10	1	enabledPeripherals	Bitfield of peripherals to enable.
			bit 0 UART
			bit 1 I2C
			bit 2 SPI bit 3 CAN
			bit 4 USB-HID
			bit 7 USB MSC
0x11	1	i2cSlaveAddress	If not 0xFF, used as the 7-bit I2C slave address.

Table continues on the next page...

User's Guide 9 / 108

Table 1. Configuration Fields for the MCU bootloader (continued)

Offset	Size (bytes)	Configuration Field	Description
0x12 - 0x13	2	peripheralDetectionTimeout	If not 0xFF, used as the timeout in milliseconds for active peripheral detection.
0x14 - 0x15	2	usbVid	Sets the USB Vendor ID reported by the device during enumeration.
0x16- 0x17	2	usbPid	Sets the USB Product ID reported by the device during enumeration.
0x18 - 0x1B	4	usbStringsPointer	Sets the USB Strings reported by the device during enumeration.
0x1C	1	clockFlags	Reserved. See clockFlags Configuration Field.
0x1D	1	clockDivider	Reserved. Inverted value of the divider used for core and bus clocks when in high-speed mode.
0x1E	1	bootFlags	One's complement of direct boot flag. 0xFE represents direct boot.
0x1F	1	pad0	Reserved, set to 0xFF.
0x20 - 0x23	4	mmcauConfigPointer	Reserved, holds a pointer value to the MMCAU configuration.
0x24 - 0x27	4	keyBlobPointer	Reserved, holds a value to the key blob array used to configure OTFAD.
0x28	1	pad1	Reserved.
0x29	1	canConfig1	ClkSel[1], PropSeg[3], SpeedIndex[4]
0x2A - 0x2B	2	canConfig2	Pdiv[8], Pseg[3], Pseg2[3], rjw[2]
0x2C - 0x2D	2	canTxld	txld
0x2E - 0x2F	2	canRxId	rxld
0x30 - 0x33	4	qspiConfigBlockPointer	QuadSPI configuration block pointer

The first configuration field 'tag' is a tag value or magic number. The bootloader configuration data is valid if the tag value is set to 'kcfg'. If tag-field verification fails, the MCU bootloader acts as if the configuration data is not present. The tag value is treated as a character string, so bytes 0-3 must be set as shown in the table.

Table 2. tag Configuration Field

Offset	tag Byte Value
0	'k' (0x6B)
1	'c' (0x63)
2	'f' (0x66)
3	'g' (0x67)

The flags in the clockFlags configuration field are enabled if the corresponding bit is cleared (0).

Table 3. clockFlags Configuration Field

Bit	Flag	Description
0	HighSpeed	Enable high-speed mode (i.e., 48 MHz).
1 - 7	-	Reserved.

# 2.4 Start-up process


It is important to note that the startup process for bootloader in ROM, RAM (flashloader), and flash (flash-resident) are slightly different. See the chip-specific reference manual for understanding the startup process for the ROM bootloader and flashloader. This section focuses on the flash-resident bootloader startup only.

There are two ways to get into the flash-resident bootloader.

- 1. If the vector table at the start of internal flash holds a valid PC and SP, the hardware boots into the bootloader.
- 2. A user application running on flash or RAM calls into the MCU bootloader entry point address in flash to start the MCU bootloader execution.

After the MCU bootloader has started, the following procedure starts the bootloader operations:

- 1. Initializes the bootloader .data and .bss sections.
- 2. Reads the bootloader configuration data from flash at offset 0x3C0. The configuration data is only used if the tag field is set to the expected 'kcfg' value. If the tag is incorrect, the configuration values are set to default, as if the data was all 0xFF bytes.
- 3. Clocks are configured.
- 4. Enabled peripherals are initialized.
- 5. The the bootloader waits for communication to begin on a peripheral.
  - · If detection times out, the bootloader jumps to the user application in flash if the valid PC and SP addresses are specified in the application vector table.
  - · If communication is detected, all inactive peripherals are shut down, and the command phase is entered.



# 2.5 Clock configuration

The clock configuration used by the bootloader depends on the clock settings in the bootloader configuration area and the requirements of the enabled peripherals. The bootloader starts by using the default clock configuration of the part out of reset.

13 / 108

- Alternate clock configurations are supported by setting fields in the bootloader configuration data.
- If the HighSpeed flag of the clockFlags configuration value is cleared, the core and bus clock frequencies are determined by the clockDivider configuration value.
- The core clock divider is set directly from the inverted value of clockDivider, unless a USB peripheral is enabled. If a USB peripheral is enabled and clockDivider is greater than 2, clockDivider is reduced to 2 in order to keep the CPU clock above 20 MHz.
- The bus clock divider is set to 1, unless the resulting bus clock frequency is greater than the maximum supported value. In this instance, the bus clock divider is increased until the bus clock frequency is at or below the maximum.
- The flash clock divider is set to 1, unless the resulting flash clock frequency is greater than the maximum supported value. In this instance, the flash clock divider is increased until the flash clock frequency is at or below the maximum.
- If flex bus is available, the flex bus clock divider is set to 1, unless the resulting flex bus clock frequency is greater than the maximum supported value. In this instance, the flex bus clock divider is increased until the flex bus clock frequency is at or below the maximum.
- If a USB peripheral is enabled, the IRC48Mhz clock is selected as the USB peripheral clock and the clock recovery feature is enabled.
- Note that the maximum baud rate of serial peripherals is related to the core and bus clock frequencies.
- Note that the bootloader code does not always configure the device core clock to run at 48 MHz. For devices with no USB peripheral and when HighSpeed flag is not enabled in the BCA, the core clock is configured to run at default clock rate (i.e., 20.9 MHz). This is also true for devices with USB but HighSpeed flag is not enabled in the BCA.

# 2.6 Bootloader entry point

The MCU bootloader provides a function (runBootloader) that a user application can call, to run the bootloader.

**NOTE**Flashloader does not support this feature.

To get the address of the entry point, the user application reads the word containing the pointer to the bootloader API tree at offset 0x1C of the bootloader's vector table. The vector table is placed at the base of the bootloader's address range.

The bootloader API tree is a structure that contains pointers to other structures, which have the function and data addresses for the bootloader. The bootloader entry point is always the first word of the API tree.

The prototype of the entry point is:

```
void run_bootloader(void * arg);
```

The arg parameter is currently unused, and intended for future expansion. For example, passing options to the bootloader. To ensure future compatibility, a value of NULL should be passed for arg.

Example code to get the entry pointer address from the ROM and start the bootloader:

```
// Variables
uint32_t runBootloaderAddress;
void (*runBootloader) (void * arg);

// Read the function address from the ROM API tree.
runBootloaderAddress = ** (uint32_t **) (0x1c00001c);
runBootloader = (void (*) (void * arg)) runBootloaderAddress;

// Start the bootloader.
runBootloader (NULL);
```

User's Guide


NOTE
NOTE
The user application must be executing at Supervisor (Privileged) level when calling the bootloader entry point

# 2.7 Application integrity check

The application integrity check is an important step in the boot process. The MCU bootloader provides an option, and when enabled, does not allow the application code to execute on the device unless it passes the integrity check.

MCU bootloader uses CRC-32 as its integrity checker algorithm. To properly configure this feature, the following fields in the BCA must be set to valid values:

- Set crcStartAddress to the start address that should be used for the CRC check. This is generally the start address of the application image, where it resides in the flash or QuadSPI memory.
- · Set crcByteCount to the number of bytes to run the CRC check from the start address. This is generally the length of the application image in bytes.
- Set crcExpectedValue to the checksum. This is the pre-calculated value of the checksum stored in the BCA for the bootloader to compare with the resultant CRC calculation. If the resultant value matches with the crcExpectedValue, then the application image passes the CRC check.



### 2.7.1 MCU bootloader flow with integrity checker


The following steps describe the flow of execution of the MCU bootloader when integrity check is enabled in the BCA.

#### 2.7.1.1 Bootloader initialization

- Load BCA data from flash at offset, corresponding to the application image start address + 0x3C0.
- · Initialize the CRC check status. If BCA is invalid (the tag is not set to expected 'kcfg' value), or the CRC parameters in valid BCA are not set, then the CRC check status is set to kStatus\_AppCrcCheckInvalid, meaning the integrity check is not enabled for the device. Otherwise, the CRC check status is set to kStatus\_AppCrcCheckInactive, meaning the integrity check is due for the device.
- · If a boot pin is not asserted and application address is a valid address (the address is not null, the address resides in a valid executable memory range, and the flash is not blank), then the bootloader begins the CRC check function. Otherwise, the CRC check function is bypassed.
- · The CRC check function. The bootloader checks the CRC check status initialized in the previous steps, and if it is not kStatus\_AppCrcCheckInvalid (integrity check is enabled for the device), then the bootloader verifies the application resides in internal flash or external QSPI flash.
  - If the application address range is invalid, then the bootloader sets the status to kStatus\_AppCrcCheckOutOfRange.
  - If the application address range is valid, then the CRC check process begins. If the CRC check passes, then the bootloader sets the status to kStatus\_AppCrcCheckPassed. Otherwise, the status is set to kStatus\_AppCrcCheckFailed.

### 2.7.1.2 Staying in or leaving bootloader

If no active peripheral is found before the end of the detection, the timeout period expires, and the current CRC check status is either set to kStatus\_AppCrcCheckInvalid (integrity check is not enabled for the device), or kStatus\_AppCrcCheckPassed. Then, the bootloader jumps to the application image. Otherwise, the bootloader enters the active state and wait for commands from the host.



The following table provides the CRC algorithm which is used for the application integrity check. The CRC algorithm is the MPEG2 variant of CRC-32.

The characteristics of the MPEG2 variant are:


Table 4. MPEG2 variant characteristics

Width	32
Polynomial	0x04C11BD7
Init Value	0xFFFFFFF
Reflect In	FALSE
Reflect Out	FALSE
XOR Out	0x00000000

The bootloader computes the CRC over each byte in the application range specified in the BCA, excluding the crcExpectedValue field in the BCA. In addition, MCU bootloader automatically pads the extra byte(s) with zero(s) to finalize CRC calculation if the length of the image is not 4-bytes aligned.

The following procedure shows the steps in CRC calculation.

- · CRC initialization
  - Set the initial CRC as 0xFFFFFFFF, which clears the CRC byte count to 0.
- · CRC calculation
  - Check if the crcExpectedValue field in BCA resides in the address range specified for CRC calculation.
    - If the crcExpectedValue does not reside in the address range, then compute CRC over every byte value in the address range.
    - If the crcExpectedValue does reside in the address range, then split the address range into two parts, splitting at the address of crcExpectedValue field in BCA excluding crcExpectedValue. Then, compute the CRC on the two parts.
  - Adjust the CRC byte count according to the actual bytes computed.
- · CRC finalization
  - Check if the CRC byte count is not 4-bytes aligned. If it is 4-bytes aligned, then pad it with necessary zeroes to finalize the CRC. Otherwise, return the current computed CRC.



# Chapter 3 MCU bootloader protocol

#### 3.1 Introduction

All MCU bootloader command APIs follow the command packet format wrapped by the framing packet, as explained in the previous sections. See Table 4-9 for a list of commands supported by the MCU bootloader. For a list of status codes returned by the MCU bootloader, see Appendix A.


## 3.2 Command with no data phase

NOTE
In these diagrams, the Ack sent in response to a Command or Data packet can arrive at any time before, during, or after the Command/Data packet has processed.

#### Command with no data phase

The protocol for a command with no data phase contains:

- · Command packet (from host)
- · Generic response command packet (to host)




# 3.3 Command with incoming data phase

The protocol for a command with incoming data phase contains:

- Command packet (from host)(kCommandFlag\_HasDataPhase set)
- · Generic response command packet (to host)

- · Incoming data packets (from host)
- Generic response command packet (to host)




#### NOTE

- The host may not send any further packets while it is waiting for the response to a command.
- The data phase is aborted if, prior to the start of the data phase, the Generic Response packet does not have a status of kStatus\_Success.
- Data phases may be aborted by the receiving side by sending the final Generic Response early with a status
  of kStatus\_AbortDataPhase. The host may abort the data phase early by sending a zero-length data packet.
- · The final Generic Response packet sent after the data phase includes the status for the entire operation.

# 3.4 Command with outgoing data phase

The protocol for a command with an outgoing data phase contains:

- · Command packet (from host)
- ReadMemory Response command packet (to host)(kCommandFlag\_HasDataPhase set)
- Outgoing data packets (to host)
- Generic response command packet (to host)



#### NOTE

- The data phase is considered part of the response command for the outgoing data phase sequence.
- · The host may not send any further packets while the host is waiting for the response to a command.
- The data phase is aborted if, prior to the start of the data phase, the ReadMemory Response command packet does not contain the kCommandFlag\_HasDataPhase flag.
- Data phases may be aborted by the host sending the final Generic Response early with a status of kStatus\_AbortDataPhase. The sending side may abort the data phase early by sending a zero-length data packet.
- The final Generic Response packet sent after the data phase includes the status for the entire operation.

# Chapter 4 Bootloader packet types

#### 4.1 Introduction

The MCU bootloader device works in the slave mode. All data communication is initiated by a host, which is either a PC or an embedded host. The MCU bootloader device is the target that receives a command or a data packet. All data communication between the host and the target is packetized.

NOTE
The term "target" refers to the "MCU bootloader device".

There are six types of packets used:

- · Ping packet
- · Ping Response packet
- · Framing packet
- Command packet
- · Data packet
- · Response packet

All fields in the packets are in the little-endian byte order.

# 4.2 Ping packet


The Ping packet is the first packet sent from the host to the target to establish a connection on a selected peripheral to run the autobaud. The Ping packet can be sent from the host to the target anytime that the target is expecting a command packet. If the selected peripheral is UART, the ping packet must be sent before any other communications. For other serial peripherals it is optional, but it is recommended to determine the serial protocol version.

In response to the Ping packet, the target sends the Ping Response packet, discussed further on in the document.

Table 5. Ping packet format

Byte #	Value	Name
0	0x5A	start byte
1	0xA6	ping

User's Guide 21 / 108



# 4.3 Ping Response packet

The target sends the Ping Response packet back to the host after receiving the Ping packet. If the communication is over a UART peripheral, the target uses the incoming Ping packet to determine the baud rate before replying with the Ping Response packet. When the Ping Response packet is received by the host, the connection is established and the host starts sending commands to the target.

Table 6. Ping Response packet format

Byte #	Value	Parameter
0	0x5A	start byte
1	0xA7	Ping response code
2		Protocol bugfix
3		Protocol minor
4		Protocol major
5		Protocol name = 'P' (0x50)
6		Options low
7		Options high
8		CRC16 low
9		CRC16 high

The Ping Response packet can be sent from the host to the target anytime the target expects a command packet. For the UART peripheral to run the autobaud, it must be sent by the host when a connection is first established. It is optional for the other serial peripherals, but it is recommended to determine the serial protocol version. The version number is in the same format as the bootloader version number returned by the GetProperty command.

# 4.4 Framing packet

The framing packet is used for the flow control and error detection for the communications links that do not have such features built in. The framing packet structure sits between the link layer and the command layer. It wraps the command and data packets as well.

Every framing packet containing data sent in one direction results in a synchronizing response framing packet in the opposite direction.

The framing packet described in this section is used for serial peripherals including the UART, I2C, and SPI. The USB HID peripheral does not use the framing packets. Instead, the packetization inherent in the USB protocol itself is used.

Table 7. Framing Packet Format

Byte #	Value	Parameter	
0	0x5A	start byte	
1		packetType	
2		length_low	Length is a 16-bit field that specifies the entire command
3		length_high	or data packet size in bytes.
4		crc16_low	This is a 16-bit field. The CRC16 value covers the entire
5		crc16_high	framing packet, including the start byte and command or data packets, but does not include the CRC bytes. See the CRC16 algorithm after this table.
6n		Command or Data packet payload	

A special framing packet that contains only a start byte and a packet type is used for synchronization between the host and the target.

Table 8. Special Framing Packet Format

Byte #	Value	Parameter
0	0x5A	start byte
1	0xA <i>n</i>	packetType

The Packet Type field specifies the type of the packet from one of these defined types:

Table 9. packetType Field

packetType	Name	Description
0xA1	kFramingPacketType_Ack	The previous packet was received successfully; the sending of more packets is allowed.
0xA2	kFramingPacketType_Nak	The previous packet was corrupt and must be re-sent.
0xA3	kFramingPacketType_AckAbort	The data phase is being aborted.
0xA4	kFramingPacketType_Command	The framing packet contains a command packet payload.
0xA5	kFramingPacketType_Data	The framing packet contains a data packet payload.
0xA6	kFramingPacketType_Ping	Sent to verify that the other side is alive. Also used for the UART autobaud.

Table continues on the next page...

Table 9. packetType Field (continued)

packetType	Name	Description
0xA7		A response to Ping; contains the framing protocol version number and options.

# 4.5 CRC16 algorithm

This section provides the CRC16 algorithm.

The CRC is computed over each byte in the framing packet header, excluding the crc16 field itself, plus all payload bytes. The CRC algorithm is the XMODEM variant of CRC-16.

The characteristics of the XMODEM variant are:

Table 10. XMODEM charactertistics

width	16
polynomial	0x1021
init value	0x0000
reflect in	false
reflect out	false
xor out	0x0000
check result	0x31c3

The check result is computed by running the ASCII character sequence "123456789" through the algorithm.

# 4.6 Command packet

The command packet carries a 32-bit command header and a list of 32-bit parameters.

Table 11. Command packet format

	Command packet format (32 bytes)									
Command header (4 bytes) 28 bytes for Parameters (Max 7 parameters)										
Tag	Flags	Rsvd	Param Count	Param1 (32-bit)	Param2 (32-bit)	Param3 (32-bit)	Param4 (32-bit)	Param5 (32-bit)	Param6 (32-bit)	Param7 (32-bit)
byte 0	byte 1	byte 2	byte 3	-	-	-	-	-	-	-

Table 12. Command Header format

Byte #	Command header field	
0	Command or Response tag	The command header is 4 bytes long, with
1	Flags	these fields.
2	Reserved. Should be 0x00.	
3	ParameterCount	

The header is followed by 32-bit parameters up to the value of the ParameterCount field specified in the header. Because a command packet is 32 bytes long, only seven parameters fit into the command packet.

The command packets are also used by the target to send responses back to the host. The command packets and data packets are embedded into the framing packets for all of the transfers.

Table 13. Command Tags

Command Tags	Name	
0x01	FlashEraseAll	The command tag specifies one of the
0x02	FlashEraseRegion	commands supported by the MCU bootloader.  The valid command tags for the MCU
0x03	ReadMemory	bootloader are listed here.
0x04	WriteMemory	
0x05	FillMemory	
0x06	FlashSecurityDisable	
0x07	GetProperty	
0x08	Reserved	
0x09	Execute	
0x10	FlashReadResource	
0x11	Reserved	
0x0A	Call	
0x0B	Reset	
0x0C	SetProperty	
0x0D	FlashEraseAllUnsecure	
0x0E	FlashProgramOnce	

Table continues on the next page...

Table 13. Command Tags (continued)

Command Tags	Name	
0x0F	FlashReadOnce	
0x10	FlashReadResource	
0x11	ConfigureMemory	
0x12	ReliableUpdate	

Table 14. Response Tags

Response Tag	Name	
0xA0	GenericResponse	The response tag specifies one of the responses
0xA7	GetPropertyResponse (used for sending responses to GetProperty command only)	the MCU bootloader (target) returns to the host. The valid response tags are listed here.
0xA3	ReadMemoryResponse (used for sending responses to ReadMemory command only)	
0xAF	FlashReadOnceResponse (used for sending responses to FlashReadOnce command only)	
0xB0	FlashReadResourceResponse (used for sending responses to FlashReadResource command only)	

**Flags:** Each command packet contains a flag byte. Only bit 0 of the flag byte is used. If bit 0 of the flag byte is set to 1, then the data packets follow in the command sequence. The number of bytes that are transferred in the data phase is determined by a command-specific parameter in the parameters array.

ParameterCount: The number of parameters included in the command packet.

**Parameters:** The parameters are word-length (32 bits). With the default maximum packet size of 32 bytes, a command packet can contain up to seven parameters.

# 4.7 Response packet

The responses are carried using the same command packet format wrapped with the framing packet data. The types of responses include:

- · GenericResponse
- GetPropertyResponse
- · ReadMemoryResponse
- FlashReadOnceResponse
- FlashReadResourceResponse

**GenericResponse:** After the MCU bootloader has processed a command, the bootloader sends a generic response with the status and command tag information to the host. The generic response is the last packet in the command protocol sequence. The generic response packet contains the framing packet data and the command packet data (with generic response tag = 0xA0) and a list of parameters (defined in the next section). The parameter count field in the header is always set to 2, for the status code and command tag parameters.

Table 15. GenericResponse parameters

Byte #	Parameter	Descripton
0 - 3	Status code	The Status codes are errors encountered during the execution of a command by the target. If a command succeeds, then a kStatus_Success code is returned.
4 - 7	Command tag	The Command tag parameter identifies the response to the command sent by the host.

**GetPropertyResponse:** The GetPropertyResponse packet is sent by the target in response to the host query that uses the GetProperty command. The GetPropertyResponse packet contains the framing packet data and the command packet data with the command/response tag set to the GetPropertyResponse tag value (0xA7).

The parameter count field in the header is set to greater than 1 to always include the status code and one or many property values.

Table 16. GetPropertyResponse parameters

Byte #	Value	Parameter
0 - 3		Status code
4 - 7		Property value
		Can be up to a maximum of six property values, limited to the size of the 32-bit command packet and property type.

**ReadMemoryResponse:** The ReadMemoryResponse packet is sent by the target in a response to the host sending a ReadMemory command. The ReadMemoryResponse packet contains the framing packet data and the command packet data with the command/response tag set to the ReadMemoryResponse tag value (0xA3) and the flags field is set to kCommandFlag\_HasDataPhase (1).

The parameter count set to 2 for the status code and the data byte count parameters shown here.

Table 17. ReadMemoryResponse parameters

Byte #	Parameter	Descripton
0 - 3	Status code	The status of the associated Read Memory command.
4 - 7	Data byte count	The number of bytes sent in the data phase.

**FlashReadOnceResponse:**The FlashReadOnceResponse packet is sent by the target in response to the host sending a FlashReadOnce command. The FlashReadOnceResponse packet contains the framing packet data and the command packet data with the command/response tag set to a FlashReadOnceResponse tag value (0xAF) and the flags field set to 0. The parameter count is set to 2 plus *the number of words* requested to be read in the FlashReadOnceCommand.

Table 18. FlashReadOnceResponse parameters

Byte #	Value	Parameter
0 – 3		Status Code
4 – 7		Byte count to read
		Can be up to 20 bytes of requested read data.

28 / 108

The FlashReadResourceResponse packet is sent by the target in response to the host sending a FlashReadResource command. The FlashReadResourceResponse packet contains the framing packet data and command packet data with the command/response tag set to a FlashReadResourceResponse tag value (0xB0) and the flags field set to kCommandFlag\_HasDataPhase (1).

Table 19. FlashReadResourceResponse parameters

Byte #	Value	Parameter
0 – 3		Status Code
4 – 7		Data byte count

# Chapter 5 MCU bootloader command API

#### 5.1 Introduction

All MCU bootloader command APIs follow the command packet format wrapped by the framing packet, as explained in the previous sections. See Table 4-9 for a list of commands supported by the MCU bootloader. For a list of status codes returned by the MCU bootloader, see Appendix A.

# 5.2 GetProperty command

The GetProperty command is used to query the bootloader about various properties and settings. Each supported property has a unique 32-bit tag associated with it. The tag occupies the first parameter of the command packet. The target returns a GetPropertyResponse packet with the property values for the property identified with the tag in the GetProperty command.


The properties are the defined units of data that can be accessed with the GetProperty or SetProperty commands. The properties may be read-only or read-write. All read-write properties are 32-bit integers, so they can easily be carried in a command parameter.

For a list of properties and their associated 32-bit property tags supported by the MCU bootloader, see Appendix B, "GetProperty and SetProperty commands".

The 32-bit property tag is the only parameter required for the GetProperty command.

Table 20. Parameters for GetProperty command

Byte #	Command
0 - 3	Property tag
4 - 7	External Memory Identifier (only applies to get property for external memory)



User's Guide 29 / 108

Table 21. GetProperty command packet format (Example)

GetProperty	Parameter	Value
Framing packet	start byte	0x5A
	packetType	0xA4, kFramingPacketType_Command
	length	0x0C 0x00
	crc16	0x4B 0x33
Command packet	commandTag	0x07 – GetProperty
	flags	0x00
	reserved	0x00
	parameterCount	0x02
	propertyTag	0x00000001 - CurrentVersion
	Memory ID	0x00000000 - Internal Flash (0x00000001 - QSPI0 Memory)

The GetProperty command has no data phase.

**Response:** In response to a GetProperty command, the target sends a GetPropertyResponse packet with the response tag set to 0xA7. The parameter count indicates the number of parameters sent for the property values, with the first parameter showing the status code 0, followed by the property value(s). The following table shows an example of a GetPropertyResponse packet.

Table 22. GetProperty Response Packet Format (Example)

GetPropertyResponse	Parameter	Value
Framing packet	start byte	0x5A
	packetType	0xA4, kFramingPacketType_Command
	length	0x0c 0x00 (12 bytes)
	crc16	0xf4 9d
Command packet	responseTag	0xA7
	flags	0x00
	reserved	0x00
	parameterCount	0x02
	status	0x00000000
	propertyValue	0x4b020600 - CurrentVersion

# 5.3 SetProperty command

The SetProperty command is used to change or alter the values of the properties or options of the bootloader. The command accepts the same property tags used with the GetProperty command. However, only some properties are writable--see Appendix B. If an attempt to write a read-only property is made, an error is returned indicating that the property is read-only and cannot be changed.

The property tag and the new value to set are the two parameters required for the SetProperty command.

Table 23. Parameters for SetProperty Command

Byte #	Command
0 - 3	Property tag
4 - 7	Property value




Table 24. SetProperty Command Packet Format (Example)

SetProperty	Parameter	Value
Framing packet	start byte	0x5A
	packetType	0xA4, kFramingPacketType_Command
	length	0x0C 0x00
	crc16	0x67 0x8D
Command packet	commandTag	0x0C – SetProperty with property tag 10
	flags	0x00
	reserved	0x00
	parameterCount	0x02
	propertyTag	0x0000000A - VerifyWrites
	propertyValue	0x0000001

The SetProperty command has no data phase.

**Response:** The target returns a GenericResponse packet with one of the following status codes:

Table 25. SetProperty Response Status Codes

Status Code
kStatus_Success
kStatus_ReadOnly
kStatus_UnknownProperty
kStatus_InvalidArgument

#### 5.4 FlashEraseAll command

The FlashEraseAll command performs an erase of the entire flash memory. If any flash regions are protected, then the FlashEraseAll command fails and returns an error status code. Executing the FlashEraseAll command releases the flash security. The flash security is enabled by setting the FTFA\_FSEC register. However, the FSEC field of the flash configuration field is erased, so unless it is reprogrammed, the flash security is re-enabled after the next system reset. The Command tag for the FlashEraseAll command is 0x01, set in the commandTag field of the command packet.

The FlashEraseAll command requires memory ID. If the memory ID is not specified, the internal flash (memory ID =0) is selected as default.




Table 26. FlashEraseAll Command Packet Format (Example)

FlashEraseAll	Parameter	Value
Framing packet	start byte	0x5A
	packetType	0xA4, kFramingPacketType_Command
	length	0x08 0x00
	crc16	0x0C 0x22

Table continues on the next page...

Table 26. FlashEraseAll Command Packet Format (Example) (continued)

FlashEraseAll	Parameter	Value
Command packet	commandTag	0x01 - FlashEraseAll
	flags	0x00
	reserved	0x00
	parameterCount	0x01
	Memory ID	0x00000000 - Internal Flash ( 0x00000001 - QSPI0 Memory)

The FlashEraseAll command has no data phase.

**Response:** The target returns a GenericResponse packet with the status code set to kStatus\_Success for a successful execution of the command, or set to an appropriate error status code.

# 5.5 FlashEraseRegion command

The FlashEraseRegion command performs an erase of one or more sectors of the flash memory.

The start address and number of bytes are the two parameters required for the FlashEraseRegion command. The start and byte count parameters must be 4-byte aligned ([1:0] = 00), or the FlashEraseRegion command fails and returns kStatus\_FlashAlignmentError(101). If the region specified does not fit into the flash memory space, the FlashEraseRegion command fails and returns kStatus\_FlashAddressError(102). If any part of the region specified is protected, the FlashEraseRegion command fails and returns kStatus\_MemoryRangeInvalid(10200).

Table 27. Parameters for FlashEraseRegion Command

Byte #	Parameter
0 - 3	Start address
4 - 7	Byte count
8 - 11	Memory ID

The FlashEraseRegion command has no data phase.

Response: The target returns a GenericResponse packet with one of the following error status codes.

Table 28. FlashEraseRegion Response Status Codes

tatus Code
Status_Success (0)
Status_MemoryRangeInvalid (10200)
Status_FlashAlignmentError (101)
Status_FlashAddressError (102)
Status_FlashAccessError (103)
Status_FlashProtectionViolation (104)
Status_FlashCommandFailure (105)

# 5.6 FlashEraseAllUnsecure command

The FlashEraseAllUnsecure command performs a mass erase of the flash memory, including the protected sectors. The flash security is immediately disabled if it (flash security) was enabled, and the FSEC byte in the flash configuration field at

address 0x40C is programmed to 0xFE. However, if the mass erase enable option in the FSEC field is disabled, then the FlashEraseAllUnsecure command fails.

The FlashEraseAllUnsecure command requires no parameters.




Table 29. FlashEraseAllUnsecure Command Packet Format (Example)

FlashEraseAllUnsecure	Parameter	Value
Framing packet	start byte	0x5A
	packetType	0xA4, kFramingPacketType_Command
	length	0x04 0x00
	crc16	0xF6 0x61
Command packet	commandTag	0x0D - FlashEraseAllUnsecure
	flags	0x00
	reserved	0x00
	parameterCount	0x00

The FlashEraseAllUnsecure command has no data phase.

**Response:** The target returns a GenericResponse packet with the status code either set to kStatus\_Success for successful execution of the commandor set to an appropriate error status code.

NOTE

When the MEEN bit in the NVM FSEC register is cleared to disable the mass erase, the FlashEraseAllUnsecure command fails. FlashEraseRegion can be used instead, skipping the protected regions.

# 5.7 ReadMemory command

The ReadMemory command returns the contents of the memory at the given address for a specified number of bytes. This command can read any region of memory accessible by the CPU and is not protected by security.

The start address and the number of bytes are the two parameters required for the ReadMemory command.

Table 30. Parameters for ReadMemory command

Byte	Parameter	Description
0 - 3	Start address	Start address of memory to read from
4 - 7	Byte count	Number of bytes to read and return to caller
8 - 11	Memory ID	Internal or external memory Identifier




Table 31. ReadMemory packet format example

ReadMemory	Parameter	Value
Framing packet	Start byte	0x5A0xA4,
	packetType	kFramingPacketType_Command
	length	0x10 00
	crc16	0xf4 1b
Command packet	commandTag	0x03 - readMemory
	flags	0x00
	reserved	0x00
	parameterCount	0x03
	startAddress	0x20000400
	byteCount	0x00000064
memoryID	0x0	

**Data Phase:** The ReadMemory command has a data phase. Because the target works in the slave mode, the host must pull the data packets until the number of bytes of data specified in the byteCount parameter of the ReadMemory command are received by the host.

**Response:** The target returns a GenericResponse packet with a status code either set to kStatus\_Success upon a successful execution of the command, or set to an appropriate error status code.

### 5.8 WriteMemory command

The WriteMemory command writes the data provided in the data phase to a specified range of bytes in the memory (flash or RAM). However, if the flash protection is enabled, then the writes to the protected sectors fail.

Special care must be taken when writing to the flash.

- First, any flash sector written to must be previously erased with the FlashEraseAll, FlashEraseRegion, or FlashEraseAllUnsecure command.
- · First, any flash sector written to must be previously erased with the FlashEraseAll or FlashEraseRegion command.
- Writing to the flash requires the start address to be 4-byte aligned ([1:0] = 00).
- The byte count is rounded up to a multiple of 4, and the trailing bytes are filled with the flash erase pattern (0xff).
- If the VerifyWrites property is set to true, then the writes to the flash also perform a flash verify program operation.

When writing to the RAM, the start address does not need to be aligned, and the data is not padded.

The start address and the number of bytes are the two parameters required for the WriteMemory command.

Table 32. Parameters for WriteMemory Command

Byte #	Command
0 - 3	Start address
4 - 7	Byte count
8 - 11	Memory ID




Table 33. WriteMemory Command Packet Format (Example)

WriteMemory	Parameter	Value
Framing packet	start byte	0x5A
	packetType	0xA4, kFramingPacketType_Command
	length	0x10 00
	crc16	0x97 DD
Command packet	commandTag	0x04 - writeMemory
	flags	0x01
	reserved	0x00

Table 33. WriteMemory Command Packet Format (Example) (continued)

WriteMemory	Parameter	Value
	parameterCount	0x03
	startAddress	0x20000400
	byteCount	0x00000064
memoryID	0x0	

**Data Phase:** The WriteMemory command has a data phase; the host sends data packets until the number of bytes of data specified in the byteCount parameter of the WriteMemory command are received by the target.

**Response:** The target returns the GenericResponse packet with a status code set to kStatus\_Success upon a successful execution of the command, or to an appropriate error status code.

# 5.9 FillMemory command

The FillMemory command fills a range of bytes in the memory with a data pattern. It follows the same rules as the WriteMemory command. The difference between the FillMemory and the WriteMemory is that a data pattern is included in the FillMemory command parameter, and there is no data phase for the FillMemory command, while the WriteMemory command has a data phase.

Table 34. Parameters for FillMemory Command

Byte #	Command
0 - 3	Start address of memory to fill
4 - 7	Number of bytes to write with the pattern
	The start address should be 32-bit aligned.
	The number of bytes must be evenly divisible by 4. (Note: for a part that uses FTFE flash, the start address should be 64-bit aligned, and the number of bytes must be evenly divisible by 8).
8 - 11	32-bit pattern

- To fill with a byte pattern (8-bit), the byte must be replicated four times in the 32-bit pattern.
- To fill with a short pattern (16-bit), the short value must be replicated two times in the 32-bit pattern.

For example, to fill a byte value with 0xFE, the word pattern is 0xFEFEFEFE; to fill a short value 0x5AFE, the word pattern is 0x5AFE5AFE.

Special care must be taken when writing to the flash.

- First, any flash sector written to must be previously erased with a FlashEraseAll, FlashEraseRegion, or FlashEraseAllUnsecure command.
- · First, any flash sector written to must be previously erased with a FlashEraseAll or FlashEraseRegion command.
- Writing to the flash requires the start address to be 4-byte aligned ([1:0] = 00).
- If the VerifyWrites property is set to true, then a write to the flash also performs a flash verify program operation.

When writing to the RAM, the start address does not need to be aligned, and the data is not padded.




Table 35. FillMemory Command Packet Format (Example)

FillMemory	Parameter	Value
Framing packet	start byte	0x5A
	packetType	0xA4, kFramingPacketType_Command
	length	0x10 0x00
	crc16	0xE4 0x57
Command packet	commandTag	0x05 – FillMemory
	flags	0x00
	Reserved	0x00
	parameterCount	0x03
	startAddress	0x00007000
	byteCount	0x00000800
	patternWord	0x12345678

The FillMemory command has no data phase.

**Response:** upon a successful execution of the command, the target (MCU bootloader) returns a GenericResponse packet with a status code set to kStatus\_Success, or to an appropriate error status code.

# 5.10 FlashSecurityDisable command

The FlashSecurityDisable command performs the flash security disable operation by comparing the 8-byte backdoor key (provided in the command) against the backdoor key stored in the flash configuration field (at address 0x400 in the flash).

The backdoor low and high words are the only parameters required for the FlashSecurityDisable command.

Table 36. Parameters for FlashSecurityDisable Command

Byte #	Command
0 - 3	Backdoor key low word
4 - 7	Backdoor key high word




Table 37. FlashSecurityDisable Command Packet Format (Example)

FlashSecurityDisable	Parameter	Value
Framing packet	start byte	0x5A
	packetType	0xA4, kFramingPacketType_Command
	length	0x0C 0x00
	crc16	0x43 0x7B
Command packet	commandTag	0x06 - FlashSecurityDisable
	flags	0x00
	reserved	0x00
	parameterCount	0x02
	Backdoorkey_low	0x04 0x03 0x02 0x01
	Backdoorkey_high	0x08 0x07 0x06 0x05

The FlashSecurityDisable command has no data phase.

**Response:** The target returns a GenericResponse packet with a status code either set to kStatus\_Success upon a successful execution of the command, or set to an appropriate error status code.

## 5.11 Execute command

The execute command results in the bootloader setting the program counter to the code at the provided jump address, R0 to the provided argument, and a Stack pointer to the provided stack pointer address. Before the jump, the system is returned to the reset state.

The Jump address, function argument pointer, and stack pointer are the parameters required for the Execute command. If the stack pointer is set to zero, the called code is responsible for setting the processor stack pointer before using the stack.

If the QSPI is enabled, it is initialized before the jump. The QSPI encryption (OTFAD) is also enabled (if configured).

Table 38. Parameters for Execute Command

Byte #	Command
0 - 3	Jump address
4 - 7	Argument word
8 - 11	Stack pointer address

The Execute command has no data phase.

**Response:** Before executing the Execute command, the target validates the parameters and returns a GenericResponse packet with a status code either set to kStatus\_Success or an appropriate error status code.

# 5.12 Call command

The Call command executes a function that is written in the memory at the address sent in the command. The address must be be a valid memory location residing in the accessible flash (internal or external) or in the RAM. The command supports the passing of one 32-bit argument. Although the command supports a stack address, at this time, the call still takes place using the current stack pointer. After the execution of the function, a 32-bit return value is returned in the generic response message.

The QSPI must be initialized before executing the Call command if the call address is on the QSPI. The Call command does not initialize the QSPI.




Table 39. Parameters for Call Command

Byte #	Command
0 - 3	Call address
4 - 7	Argument word
8 - 11	Stack pointer

**Response:** The target returns a GenericResponse packet with a status code either set to the return value of the function called or set to kStatus\_InvalidArgument (105).

# 5.13 Reset command

The Reset command results in the bootloader resetting the chip.

The Reset command requires no parameters.




Table 40. Reset Command Packet Format (Example)

Reset	Parameter	Value
Framing packet	start byte	0x5A
	packetType	0xA4, kFramingPacketType_Command
	length	0x04 0x00
	crc16	0x6F 0x46
Command packet	commandTag	0x0B - reset
	flags	0x00
	reserved	0x00
	parameterCount	0x02

The Reset command has no data phase.

Response: The target returns a GenericResponse packet with a status code set to kStatus\_Success before resetting the chip.

The Reset command can also be used to switch the boot from the flash after a successful flash image provisioning via the ROM bootloader. After issuing the reset command, wait five seconds for the user application to start running from the flash.

## 5.14 FlashProgramOnce command

The FlashProgramOnce command writes the data (that is provided in a command packet) to a specified range of bytes in the program once field. Special care must be taken when writing to the program once field.

- The program once field only supports programming once, so any attempts to reprogram a program once field get an error response.
- Writing to the program once field requires the byte count to be 4-byte aligned or 8-byte aligned.

The FlashProgramOnce command uses three parameters: index 2, byteCount, data.

Table 41. Parameters for FlashProgramOnce Command

Byte #	Command
0 - 3	Index of program once field
4 - 7	Byte count (must be evenly divisible by 4)
8 - 11	Data
12 - 16	Data




Table 42. FlashProgramOnce Command Packet Format (Example)

FlashProgramOnce	Parameter	Value
Framing packet	start byte	0x5A
	packetType	0xA4, kFramingPacketType_Command
	length	0x10 0x00
	crc16	0x7E4 0x89
Command packet	commandTag	0x0E – FlashProgramOnce
	flags	0
	reserved	0
	parameterCount	3
	index	0x0000_0000
	byteCount	0x0000_0004

Table 42. FlashProgramOnce Command Packet Format (Example) (continued)

FlashProgramOnce	Parameter	Value
	data	0x1234_5678

**Response:** upon a successful execution of the command, the target (MCU bootloader) returns a GenericResponse packet with a status code set to kStatus\_Success, or to an appropriate error status code.

## 5.15 FlashReadOnce command

The FlashReadOnce command returns the contents of the program once field by the given index and byte count. The FlashReadOnce command uses two parameters: index and byteCount.

Table 43. Parameters for FlashReadOnce Command

Byte #	Parameter	Description
0 - 3	index	Index of the program once field (to read from)
4 - 7	byteCount	Number of bytes to read and return to the caller




Table 44. FlashReadOnce Command Packet Format (Example)

FlashReadOnce	Parameter	Value
Framing packet	start byte	0x5A
	packetType	0xA4
	length	0x0C 0x00
	crc	0xC1 0xA5
Command packet	commandTag	0x0F – FlashReadOnce
	flags	0x00
	reserved	0x00

Table 44. FlashReadOnce Command Packet Format (Example) (continued)

FlashReadOnce	Parameter	Value
	parameterCount	0x02
	index	0x0000_0000
	byteCount	0x0000_0004

Table 45. FlashReadOnce Response Format (Example)

FlashReadOnce Response	Parameter	Value					
Framing packet	start byte	0x5A					
	packetType	0xA4					
	length	0x10 0x00					
	crc	0x3F 0x6F					
Command packet	commandTag	0xAF					
	flags	0x00					
	reserved	0x00					
	parameterCount	0x03					
	status	0x0000_0000					
	byteCount	0x0000_0004					
	data	0x1234_5678					

**Response:** upon a successful execution of the command, the target returns a FlashReadOnceResponse packet with a status code set to kStatus\_Success, a byte count and corresponding data read from the Program Once Field upon a successful execution of the command, or a status code set to an appropriate error status code and a byte count set to 0.

# 5.16 FlashReadResource command

The FlashReadResource command returns the contents of the IFR field or the Flash firmware ID by the given offset, byte count, and option. The FlashReadResource command uses three parameters: start address, byteCount, and option.

Table 46. Parameters for FlashReadResource Command

Byte #	Parameter	Command
0 - 3	start address	Start address of specific non-volatile memory to be read
4 - 7	byteCount	Byte count to be read
8 - 11	option	0: IFR
		1: Flash firmware ID




Table 47. FlashReadResource Command Packet Format (Example)

FlashReadResource	Parameter	Value
Framing packet	start byte	0x5A
	packetType	0xA4
	length	0x10 0x00
	crc	0xB3 0xCC
Command packet	commandTag	0x10 - FlashReadResource
	flags	0x00
	reserved	0x00
	parameterCount	0x03
	startAddress	0x0000_0000
	byteCount	0x0000_0008
	option	0x0000_0001

Table 48. FlashReadResource Response Format (Example)

FlashReadResource Response	Parameter	Value
Framing packet	start byte	0x5A
	packetType	0xA4
	length	0x0C 0x00
	crc	0xD2 0xB0
Command packet	commandTag	0xB0
	flags	0x01
	reserved	0x00
	parameterCount	0x02
	status	0x0000_0000
	byteCount	0x0000_0008

**Data phase:** The FlashReadResource command has a data phase. Because the target (MCU bootloader) works in a slave mode, the host must pull the data packets until the number of bytes of data *specified in the byteCount parameter of FlashReadResource command* is received by the host.

# 5.17 Configure Memory command

The Configure Memory command configures the external memory device using a pre-programmed configuration image. The parameters passed in the command are the memory ID (which should be 1 QuadSPI Nor Memory) and the memory address from which the configuration data can be loaded from. The options for loading the data can be a scenario where the configuration data is written to a RAM or flash location and this command directs the bootloader to use the data at that location to configure the external memory devices.

Table 49. Parameters for Configure QuadSPI Command

Byte #	Command
0 – 3	Memory ID
4 – 7	Configuration block address

**Response:** The target (MCU bootloader) returns a GenericResponse packet with a status code either set to kStatus\_Success upon a successful execution of the command, or set to an appropriate error code.

## 5.18 ReceiveSBFile command

The ReceiveSBFile command starts the transfer of an SB file to the target. The command only specifies the size of the SB file that is sent in the data phase (in bytes). The SB file is processed as it is received by the bootloader.

Table 50. Parameters for ReceiveSBFile Command

Byte #	Command
0 - 3	Byte count

**Data Phase:** The ReceiveSBFile command has a data phase. The host sends data packets until the number of bytes of data specified in the byteCount parameter of the ReceiveSBFile command are received by the target.

Response: The target returns a GenericResponse packet with a status code set to kStatus\_Success upon a successful execution of the command or set to an appropriate error code.

# 5.19 ReliableUpdate command

The ReliableUpdate command performs the reliable update operation.

- For a software implementation: the backup application address is the parameter that is required for the ReliableUpdate command. If the backup address is set to 0, then the bootloader uses the predefined address.
- For a hardware implementation: the swap indicator address is the parameter that is required for the ReliableUpdate command.
  - If the flash swap system is uninitialized, then the swap indicator address can be arbitrarily specified.
  - If the flash swap system is initialized, then the swap indicator must be aligned with the swap system.

Table 51. Parameters for ReliableUpdate command

Byte number	Command
0 - 3	For a software implementation: the value is the backup application address.
	For a hardware implementation: the value is the swap indicator address.

Response: The target returns a GenericResponse packet with a status code either set to kStatus\_Success upon a successful execution of the command, or set to an appropriate error status code.

# Chapter 6 Supported peripherals

#### 6.1 Introduction

This section describes the peripherals supported by the MCU bootloader. To use an interface for bootloader communications, the peripheral must be enabled in the BCA. If the BCA is invalid (for example, all 0xFF bytes), then all peripherals are enabled by default.

# 6.2 I2C peripheral

The MCU bootloader supports loading data into flash via the I2C peripheral, where the I2C peripheral serves as the I2C slave. A 7-bit slave address is used during the transfer.

Customizing an I2C slave address is also supported. This feature is enabled if the Bootloader Configuration Area (BCA) is enabled (tag field is filled with 'kcfg') and the i2cSlaveAddress field is filled with a value other than 0xFF. Otherwise, 0x10 is used as the default I2C slave address.


The MCU bootloader uses 0x10 as the I2C slave address, and supports 400 kbit/s as the I2C baud rate.

The maximum supported I2C baud rate depends on corresponding clock configuration field in the BCA. The typical baud rate is 400 kbit/s with factory settings. The actual supported baud rate may be lower or higher than 400 kbit/s, depending on the actual value of the clockFlags and the clockDivider fields.


Because the I2C peripheral serves as an I2C slave device, each transfer should be started by the host, and each outgoing packet should be fetched by the host.

- An incoming packet is sent by the host with a selected I2C slave address and the direction bit is set as write.
- An outgoing packet is read by the host with a selected I2C slave address and the direction bit is set as read.
- 0x00 is sent as the response to host if the target is busy with processing or preparing data.

The following charts show the communication flow of the host reading the ping and ACK packets, and the corresponding responses from the target.



User's Guide 50 / 108



## 6.2.1 Performance numbers for I2C

Figure 23. Host reads response from target via I2C

The table below provides reference to the expected performance of write speeds to Flash and RAM memories using the MCU bootloader I2C interface. The numbers have been measured on a number of platforms running the MCU bootloader from either ROM or RAM (for flashloaders).

Table 52. Performance numbers for I2C

I2C Bus	Flash A	verage W	riting Spe	ed (KB/s)			Ram Average Writing Speed (KB/s)					
Freque ncy (KHz)	KL27	KL28	KL43	KL80	K80	KL03	KL27	KL28	KL43	KL80	K80	KL03
100	6.42	6.29	6.42	6.7	6.39	6.08	7.67	7.27	7.7	7.91	7.38	6.13
200	10.24	10.08	10.13	10.58	9.82	8.75	14.02	13.25	13.78	14.15	13.43	10.1
300	12.86	11.84	11.95	13.11	11.85	9.69	18.04	17.51	17.92	18.98	17.61	11.9
400	15.54	14.06	14.39	14.74	13.44	10.24	23.2	22.39	21.82	24.19	22.04	12.82
500	15.86	16.13	15.96	16.94	14.65	-	24.61	27.9	26.5	30.26	26.93	-
600	18.14	16.51	16.4	17.19	15.19	-	29.44	28.64	27.05	30.96	27.57	-
800	19.5	-	18.51	19.22	16.26	-	34.44	-	33.38	38.36	32.72	-
1000	20.48	-	20.03	21.35	17.71	-	37.64	-	41.04	45.38	33.65	-
Default core Freque ncy (MHz)	48	48	48	48	48	8	48	48	48	48	48	8
Default bus Freque ncy (MHz)	24	24	24	24	24	4	24	24	24	24	24	4

## NOTE

- 1. Every test covers all flash or RAM regions with 0x0 0xf.
- 2. Run every test three times and calculate the average.




Figure 25. RAM Average Writing Speed

200

300

KL27

400

KL28

# 6.3 SPI Peripheral

10

0 100

The MCU bootloader supports loading data into flash via the SPI peripheral, where the SPI peripheral serves as a SPI slave.

500

—●— KL43

12C Bus Frequency (KHz)

600

KL80

700

-K80

800

900

1000

The maximum supported baud rate of the SPI depends on the clock configuration fields in the Bootloader Configuration Area (BCA). The typical baud rate is 400 kbit/s with the factory settings. The actual baud rate is lower or higher than 400 kbit/s, depending on the actual value of the clockFlags and clockDivider fields in the BCA.

Because the SPI peripheral serves as a SPI slave device, each transfer should be started by the host, and each outgoing packet should be fetched by the host.

The transfer on SPI is slightly different from I2C:

· Host receives 1 byte after it sends out any byte.

- · Received bytes should be ignored when host is sending out bytes to target
- Host starts reading bytes by sending 0x00s to target
- The byte 0x00 is sent as response to host if target is under the following conditions:
  - Processing incoming packet
  - Preparing outgoing data
  - Received invalid data

The following flowcharts show how the host reads a ping response, an ACK and a command response from target via SPI.




Figure 27. Host reads ACK from target via SPI


Next action

Yes

Yes

Report a

timeout error



## 6.3.1 Performance Numbers for SPI

The table below provides reference to the expected performance of write speeds to Flash and RAM memories using the MCU bootloader SPI interface. The numbers were measured on a number of platforms running the MCU bootloader from either the ROM or the RAM (for flashloaders).

Table 53. Performance numbers SPI

SPI Bus	Flash A	verage W	riting Spe	ed (KB/s)			Ram Average Writing Speed (KB/s)					
Freque ncy (KHz)	KL27	KL28	KL43	KL80	K80	KL03	KL27	KL28	KL43	KL80	K80	KL03
100	7.07	7.46	7.24	6.74	6.71	6.20	8.60	9.25	9.01	8.46	8.04	6.80
200	11.45	12.26	11.88	11.53	10.18	8.87	15.23	17.98	17.04	16.17	14.19	10.64
300	13.84	15.17	14.70	15.08	12.42	-	19.91	25.11	23.06	24.65	18.79	-
400	16.42	18.09	17.23	16.91	13.74	-	25.89	32.95	31.15	28.89	23.95	-
500	18.26	19.82	18.17	18.94	14.98	-	31.47	40.10	36.61	36.61	27.83	-
600	18.72	20.72	19.98	20.63	15.21	-	32.40	44.98	40.96	42.26	27.67	-
800	21.19	22.06	22.27	22.04	16.11	-	39.83	50.00	51.54	49.98	30.15	-
1000	22.07	23.74	23.80	22.92	15.99	-	45.83	61.19	55.92	56.34	29.11	-
Default core Freque ncy (MHz)	48	48	48	48	48	8	48	48	48	48	48	8

Table 53. Performance numbers SPI (continued)

Default	24	24	24	24	24	4	24	24	24	24	24	4
bus												
Freque												
ncy												
(MHz)												

#### NOTE

- 1. Every test covers all flash or RAM regions with 0x0 0xf.
- 2. Run every test three times and calculate the average.




Figure 29. Flash Average Writing Speed




Figure 30. RAM Average Writing Speed

# 6.4 UART peripheral

The MCU bootloader integrates an autobaud detection algorithm for the UART peripheral, thereby providing flexible baud rate choices.

**Autobaud feature:** If UART*n* is used to connect to the bootloader, then the UART*n*\_RX pin must be kept high and not left floating during the detection phase in order to comply with the autobaud detection algorithm. After the bootloader detects the ping packet (0x5A 0xA6) on UART*n*\_RX, the bootloader firmware executes the autobaud sequence. If the baudrate is successfully detected, then the bootloader sends a ping packet response [(0x5A 0xA7), protocol version (4 bytes), protocol version options (2 bytes), and crc16 (2 bytes)] at the detected baudrate. The MCU bootloader then enters a loop, waiting for bootloader commands via the UART peripheral.


#### NOTE


The data bytes of the ping packet must be sent continuously (with no more than 80 ms between bytes) in a fixed UART transmission mode (8-bit data, no parity bit, and 1 stop bit). If the bytes of the ping packet are sent one-by-one with more than an 80 ms delay between them, then the autobaud detection algorithm may calculate an incorrect baud rate. In this instance, the autobaud detection state machine should be reset.

**Supported baud rates:** The baud rate is closely related to the MCU core and system clock frequencies. Typical baud rates supported are 9600, 19200, 38400, and 57600. Of course, to influence the performance of autobaud detection, the clock configuration in BCA can be changed.

**Packet transfer:** After autobaud detection succeeds, bootloader communications can take place over the UART peripheral. The following flow charts show:

- · How the host detects an ACK from the target
- · How the host detects a ping response from the target
- · How the host detects a command response from the target





## 6.4.1 Performance Numbers for UART

Figure 33. Host reads a command response from target via UART

The table below provides reference to the expected performance of write speeds to Flash and RAM memories using the MCU bootloader SPI interface. The numbers have been measured on a number of platforms running the MCU bootloader either from ROM or the RAM (in case of flashloaders).

Table 54. Performance numbers for UART


UART	Flash A	Flash Average Writing Speed (KB/s)						Ram Average Writing Speed (KB/s)						
Baud Rate	KL27	KL28	KL43	KL80	K80	KL03	KS22	KL27	KL28	KL43	KL80	K80	KL03	KS22
19200	1.47	1.47	1.43	1.47	1.46	1.43	1.45	1.51	1.52	1.48	1.52	1.52	1.49	1.51
38400	2.81	2.82	2.75	2.82	2.79	2.81	2.75	2.99	3.03	2.95	3.03	3.03	2.9	3.00


Table 54. Performance numbers for UART (continued)

57600	4.07	4.07	3.97	4.08	4.01	-	3.93	4.46	4.53	4.4	4.54	4.51	-	4.47
11520 0	7.3	7.31	7.12	7.35	7.1	-	6.88	8.69	8.97	8.65	8.98	8.85	-	8.73
23040 0	12.14	-	11.83	12.27	11.42	-	11.01	16.57	-	16.77	17.58	16.73	-	16.65
Defaul t core Frequ ency (MHz)	48	48	48	48	48	8	48	48	48	48	48	48	8	48
Defaul t bus Frequ ency (MHz)	24	24	24	24	24	4	24	24	24	24	24	24	4	24

## NOTE

- 1. Every test covers all flash or RAM region with 0x0 0xf.
- 2. Run every test three times and calculate the average.





# 6.5 USB HID Peripheral

The MCU bootloader supports loading data into flash via the USB peripheral. The target is implemented as a USB HID class.

USB HID does not use framing packets; instead the packetization inherent in the USB protocol itself is used. The ability for the device to NAK Out transfers (until they can be received) provides the required flow control; the built-in CRC of each USB packet provides the required error detection.

#### **Device descriptor**

The MCU bootloader configures the default USB VID/PID/Strings as below:

#### Default VID/PID:

For legacy FSL devices:

- VID = 0x15A2
- PID = 0x0073

For NXP devices:

- VID = 0x1FC9
- PID = 0x007F

#### Default Strings:

- · For legacy FSL devices:
  - Manufacturer [1] = "Freescale Semiconductor Inc."
  - Product [2] = "Kinetis bootloader"
- · For NXP devices:
  - Manufacturer [1] = "NXP Semiconductor Inc."
  - Product [2] = "Kinetis bootloader"

The USB VID, PID, and Strings can be customized using the Bootloader Configuration Area (BCA) of the flash. For example, the USB VID and PID can be customized by writing the new VID to the usbVid(BCA + 0x14) field and the new PID to the usbPid(BCA + 0x16) field of the BCA in flash. To change the USB strings, prepare a structure (like the one shown below) in the flash, and then write the address of the structure to the usbStringsPointer(BCA + 0x18) field of the BCA.

## **Endpoints**

The HID peripheral uses 3 endpoints:

- Control (0)
- Interrupt IN (1)
- Interrupt OUT (2)

The Interrupt OUT endpoint is optional for HID class devices, but the MCU bootloader uses it as a pipe, where the firmware can NAK send requests from the USB host.

## **HID** reports

There are 4 HID reports defined and used by the bootloader USB HID peripheral. The report ID determines the direction and type of packet sent in the report; otherwise, the contents of all reports are the same.

Report ID	Packet Type	Direction
1	Command	OUT
2	Data	OUT
3	Command	IN
4	Data	IN

For all reports, these properties apply:

Usage Min	1
Usage Max	1
Logical Min	0
Logical Max	255
Report Size	8
Report Count	34

Each report has a maximum size of 34 bytes. This is derived from the minimum bootloader packet size of 32 bytes, plus a 2-byte report header that indicates the length (in bytes) of the packet sent in the report.

NOTE
In the future, the maximum report size may be increased, to support transfers of larger packets. Alternatively, additional reports may be added with larger maximum sizes.

The actual data sent in all of the reports looks like:

0	Report ID					
1	Packet Length LSB					
2	Packet Length MSB					
3	Packet[0]					
4	Packet[1]					

Table continues on the next page...

User's Guide 61 / 108

#### Table continued from the previous page...

5	Packet[2]
N+3-1	Packet[N-1]

This data includes the Report ID, which is required if more than one report is defined in the HID report descriptor. The actual data sent and received has a maximum length of 35 bytes. The Packet Length header is written in little-endian format, and it is set to the size (in bytes) of the packet sent in the report. This size does not include the Report ID or the Packet Length header itself. During a data phase, a packet size of 0 indicates a data phase abort request from the receiver.

# 6.6 USB peripheral

The MCU bootloader supports loading data into flash or RAM using the USB peripheral. The target is implemented as USB-HID and USB MSC (Mass Storage Class) composite device classes.

When transfer data through USB-HID device class, USB-HID does not use framing packets. Instead, the packetization, inherent in the USB protocol itself, is used. The ability for the device to NAK Out transfers (until they can be received) provides the required flow control. The built-in CRC of each USB packet provides the required error detection.

When transfer data through USB MSC device class, USB MSC does not use framing packets. Instead, the packetization, inherent in the USB protocol itself, is used. As with any mass storage class device, a device drive letter appears in the file manager of the operating system, and the file image can be dragged and dropped to the storage device. Right now, the USB MSC download only supports SB file drag-and-drop. Reading the SB file from the MSC device is not supported.

The USB peripheral can work as HID + MSC in Composite device mode. For HID-only mode or MSC-only mode, this is configured using macros during compile time. If configured as the HID and MSC composite device, users can either send commands to the HID interface, or drag/drop SB files to the MSC device.

# 6.7 FlexCAN Peripheral

The MCU Bootloader supports loading data into flash via the FlexCAN peripheral.

It supports four predefined speeds on FlexCAN transferring:

- 125 KHz
- 250 KHz
- 500 KHz
- 1 MHz

The curent FlexCAN IP can support up to 1 MHz speed, so the default speed is set to 1 MHz.

In host applications, the user can specify the speed for FlexCAN by providing the speed index as 0 through 4, which represents those 5 speeds.

In bootloader, this supports the auto speed detection feature within supported speeds. In the beginning, the bootloader enters the listen mode with the initial speed (default speed 1 MHz). Once the host starts sending a ping to a specific node, it generates traffic on the FlexCAN bus. Because the bootloader is in a listen mode. It is able to check if the local node speed is correct by detecting errors. If there is an error, some traffic will be visible, but it may not be on the right speed to see the real data. If this happens, the speed setting changes and checks for errors again. No error means the speed is correct. The settings change back to the normal receiving mode to see if there is a package for this node. It then stays in this speed until another host is using another speed and try to communicate with any node. It repeats the process to detect a right speed before sending host timeout and aborting the request.

The host side should have a reasonable time tolderance during the auto speed detect period. If it sends as timeout, it means there is no response from the specific node, or there is a real error and it needs to report the error to the application.

This flow chart shows the communication flow for how the host reads the ping packet, ACK, and response from the target.





Figure 37. Host reads ACK packet from target via FlexCAN



# 6.8 QuadSPI Peripheral

The MCU Bootloader supports read, write, and erase external SPI flash devices (QuadSPI memory) via the QuadSPI module. It supports booting directly to external SPI flash and XIP in QuadSPI memory. Before accessing external SPI flash devices, the QuadSPI module must be configured properly, using the QSPI configuration block.

## **QSPI** configuration block

The QSPI config block (QCB) provides many configuration parameters, which are intended to support many types of serial flash. All fields in the QSPI config block must be configured according to the specific flash device provided by your specific vendor, and all of them are related to the configuration for registers in the QuadSPI module. Also see the QuadSPI chapter.

NOTE

To correctly configure the QuadSPI, all unused QuadSPI configuration fields should be set to 0.

Table 55. Configuration fields in QSPI config block

Offset	Size (bytes)	Configuration Field	Description
0x00 – 0x03	4	tag	A magic number to verify whether the QSPI config block (QCB) is valid. Must be set to 'kqcf'
			[31:24] - 'f' (0x66)
			[23:16] - 'c' (0x63)
			[15: 8] - 'q'(0x71)
			[ 7: 0] - 'k'(0x6B)
0x04 – 0x07	4	version	Version number of the QSPI config block
			[31:24] - name: must be 'Q' (0x51)

Table 55. Configuration fields in QSPI config block (continued)

Offset	Size (bytes)	Configuration Field	Description
			[23:16] - major: must be 1
			[15: 8] - minor: must be 0
			[ 7: 0] - bugfix: must be 0
0x08 – 0x0b	4	lengthInBytes	Size of QSPI config block, in bytes
			Must be 512
0x0c - 0x0f	4	dqs_loopback	Enable DQS loopback support
			0 DQS loopback is disabled
			1 DQS loopback is enabled, the DQS loopback mode is determined by subsequent 'dqs_loopback_internal' field
0x10 - 0x13	4	data_hold_time	Serial flash data hold time. Valid value 0/1/2. See the QuadSPI chapter for details.
0x14 – 0x1b	8	-	Reserved
0x1c - 0x1f	4	device_mode_config_en	Configure work mode Enable for external SPI flash devices
			0 Disabled - ROM will not configure work mode of external flash devices.
			1 Enabled - ROM will configure work mode of external flash devices, based on "device_cmd" and the LUT entry indicated by" write_cmd_ipcr".
0x20 – 0x23	4	device_cmd	Command to configure the work mode of external flash devices. Effective only if "device_mode_config_en" is set to 1. It also depends on your specific external SPI flash device.
0x24 - 0x27	4	write_cmd_ipcr	IPCR pointed to LUT index for quad mode enablement
			Value = index << 24
0x28 – 0x2b	4	word_addressable	Word Addressable
			0 Byte-addressable serial flash mode
			1 Word-addressable serial flash mode
0x2c - 0x2f	4	cs_hold_time	Serial flash CS hold time, in number of flash clock cycles
0x30 - 0x33	4	cs_setup_time	Serial flash CS setup time, in number of flash clock cycles
0x34 – 0x37	4	sflash_A1_size	Size of external flash connected to ports of QSPI0A and QSPI0A_CS0, in bytes
0x38 – 0x3b	4	sflash_A2_size	Size of external flash connected to ports of QSPI0A and quadSPI0A_CS1, in bytes

User's Guide 65 / 108

Table 55. Configuration fields in QSPI config block (continued)

Offset	Size (bytes)	Configuration Field	Description
			sflash_A2_size field must be set to 0 if the serial flash device is not present.
0x3c - 0x3f	4	sflash_B1_size	Size of external flash connected to ports of QSPI0B and quadSPI0B_CS0, in bytes
			sflash_B1_size field must be set to 0 if the serial flash device is not present.
0x40 – 0x43	4	sflash_B2_size	Size of external flash connected to ports of QSPI0B and quadSPI0B_CS1, in bytes
			sflash_B2_size field must be set to 0 if the serial flash device is not present.
0x44 – 0x47	4	sclk_freq	Frequency of QuadSPI serial clock 1
			0 Low frequency
			1 Mid frequency
			2 High frequency
			See the MCU bootloader chapter in the chip reference manual for the definitions of low-frequency, mid-frequency, and high-frequency. In MK82F256, they are 24 MHz, 48 MHz, and 96 MHz.
0x48 – 0x4b	4	busy_bit_offset	Busy bit offset in status register of Serial flash
			[31:16] Busy bit polarity, valid range is 0-1:
			0 - Busy flag in status register is 1 when flash devices are busy.
			1 - Busy flag in status register is 0 when flash devices are busy.
			[15:0]: The offset of busy flag in status register; valid range is 0 - 31.
0x4c - 0x4f	4	sflash_type	Type of serial flash
			0 Single mode
			1 Dual mode
			2 Quad mode
			3 Octal mode
0x50 – 0x53	4	sflash_port	Port enablement for QuadSPI module
0000 0000	1		
0,00 0,00			0 Only pins for QSPI0A are enabled
0.00 0.00			0 Only pins for QSPI0A are enabled  1 Pins for both QSPI0A and QSPI0B are enabled

User's Guide 66 / 108

Table 55. Configuration fields in QSPI config block (continued)

Offset	Size (bytes)	Configuration Field	Description
			0 DDR mode is disabled
			1 DDR mode is enabled
0x58 – 0x5b	4	dqs_enable	Enable DQS
			0 DQS is disabled
			1 DQS is enabled
0x5c – 0x5f	4	parallel_mode_enable	Enable Parallel Mode
			0 Parallel mode is disabled
			1 Parallel mode is enabled <sup>1</sup>
0x60 – 0x63	4	portA_cs1	Enable QuadSPI0A_CS1
			0 QuadSPI0A_CS1 is disabled
			1 QuadSPI0A_CS1 is enabled
			portA_cs1 field must be set to 1 if sflash_A2_size is n equal to 0.
0x64 – 0x67	4	portB_cs1	Enable QuadSPI0B_CS1
			0 QuadSPI0B_CS1 is disabled
			1 QuadSPI0B_CS1 is enabled
			portB_cs1 field must be set to 1 if sflash_B2_size is n equal to 0.
0x68 – 0x6b	4	fsphs	Full Speed Phase selection for SDR instructions
			0 Select sampling at non-inverted clock
			1 Select sampling at inverted clock
0x6c - 0x6f	4	fsdly	Full Speed Delay selection for SDR instructions
			0 One clock cycle delay
			1 Two clock cycles delay.
0x70 - 0x73	4	ddrsmp	DDR sampling point
			Valid range: 0 - 7
0x74 - 0x173	4	look_up_table	Look-up-table for sequences of instructions
0x174 – 0x177	4	column_address_space	Column Address Space
			Defines the width of the column address
0x178 – 0x17b	4	config_cmd_en	Enable additional configuration command
			0 Additional configuration command is not needed
			1 Additional configuration command is needed

Table 55. Configuration fields in QSPI config block (continued)

Offset	Size (bytes)	Configuration Field	Description
0x17c - 0x18b	16	config_cmds	IPCR arrays for each connected SPI flash
			All fields must be set to 0 if config_cmd_en is not asserted.
0x18c - 0x19b	16	config_cmds_args	Command arrays needed to be transferred to externa spi flash
			All fields must be set to 0 if config_cmd_en is not asserted.
0x19c - 0x19f	4	differential_clock_pin_ena	Enable differential flash clock pin
		ble	0 Differential flash clock pin is disabled
			1 Differential flash clock pin is enabled
0x1a0 - 0x1a3	4	flash_CK2_clock_pin_ena	Enable Flash CK2 Clock pin
		ble	0 Flash CK2 Clock pin is disabled
			1 Flash CK2 Clock pin is enabled
0x1a4 – 0x1a7	4	dqs_inverse_sel	Select clock source for internal DQS generation
			0 Use 1x internal reference clock for DQS generation
			1 Use inverse 1x internal reference clock for DQS generation
0x1a8 – 0x1ab	4	dqs_latency_enable	DQS Latency Enable
			0 DQS latency disabled
			1 DQS feature with latency included enabled
0x1ac - 0x1af	4	dqs_loopback_internal	DQS loopback from internal DQS signal or DQS Pad
			0 DQS loopback is sent to DQS pad first and then
			looped back to QuadSPI
			1 DQS loopback from internal DQS signal directly
0x1b0 – 0x1b3	4	dqs_phase_sel	Select Phase Shift for internal DQS generation
			0 No Phase shift
			1 Select 45° phase shift
			2 Select 90° phase shift
			3 Select 135° phase shift
0x1b4 - 0x1b7	4	dqs_fa_delay_chain_sel	Delay chain tap number selection for QuadSPI0A DQS
			Valid range: 0 - 63
0x1b8 – 0x1bb	4	dqs_fb_delay_chain_sel	Delay chain tap number selection for QuadSPI0B DQS
			Valid range: 0 - 63

Table 55. Configuration fields in QSPI config block (continued)

Offset	Size (bytes)	Configuration Field	Description
0x1bc - 0x1c3	8	-	Reserved
0x1c4 - 0x1c7	4	page_size	Page size of external SPI flash. <sup>1</sup> Page size of all SPI flash devices must be the same
0x1c8 - 0x1cb	4	sector_size	Sector size of external SPI flash. <sup>1</sup> Sector size of all SPI flash devices must be the same.
0x1cc - 0x1cf	4	timeout_milliseconds	Timeout in terms of milliseconds.  0 Timeout check is disabled.  NOTE  If the time that the external SPI device is busy is more than this timeout value, then the QuadSPI driver returns a timeout.
0x1d0 - 0x1d3	4	ips_cmd_second_divider	Second divider for IPs command based on QSPI_MCR[SCLKCFG]; the maximum value of QSPI_MCR[SCLKCFG] depends on the specific device.
0x1d4 – 0x1d7	4	need_multi_phase	O Only 1 phase is necessary to access external flash devices     Multiple phases are necessary to erase/program external flash devices
0x1d8 – 0x1db	4	is_spansion_hyperflash	External flash devices is not in the Cypress     HyperFlash family     External flash devices is in the Cypress     HyperFlash family
0x1dc - 0x1df	4	pre_read_status_cmd_add ress_offset <sup>2</sup>	Additional address for the PreReadStatus command. Set this field to 0xFFFF FFFF if it is not required.
0x1e0 - 0x1e3	4	pre_unlock_cmd_address _offset <sup>2</sup>	Additional address for PreWriteEnable command. Set this field to 0xFFFF FFFF if it is not required.
0x1e4 - 0x1e7	4	unlock_cmd_address_offs et <sup>2</sup>	Additional address for WriteEnable command. Set this field to 0xFFFF FFFF if it is not required.
0x1e8 - 0x1eb	4	pre_program_cmd_addres s_offset <sup>2</sup>	Additional address for PrePageProgram command. Set this field to 0xFFFF FFFF if it is not required.
0x1ec - 0x1ef	4	pre_erase_cmd_address_ offset <sup>2</sup>	Additional address for PreErase command. Set this field to 0xFFFF FFFF if it is not required.
0x1f0 - 0x1f3	4	erase_all_cmd_address_o ffset <sup>2</sup>	Additional address for EraseAll command. Set this field to 0xFFFF FFFF if it is not required.
			·

<sup>1.</sup> If parallel mode is enabled, then page size and sector size must be twice the actual size.

2. These fields are effective only if "need\_multi\_phase" field is set to 1.

#### NOTE

It is recommended to configure QSPI to SDR mode with one QCB during the program and switch to DDR mode with another QCB after the program completes, where it is possible to achieve higher program performance with the MCU bootloader.

## Look-up-table

The look-up table (LUT) is a part of the QCB, and contains sequences for instructions, such as read and write instructions. The MCU bootloader defines LUT entries to support erase, program, and read operations.

#### NOTE

The sequence in each LUT entry is target-specific. See the datasheet or reference manual of the corresponding serial flash device.

Table 56. Look-up table entries for bootloader

Index	Field	Description	
0	Read	Sequence for read instructions	
1	WriteEnable	Sequence for WriteEnable instructions	
2	EraseAll	Sequence for EraseAll instructions	
3	ReadStatus	Sequence for ReadStatus instructions	
4	PageProgram	Sequence for Page Program instructions	
6	PreErase <sup>1</sup>	Sequence for Pre-Erase instructions	
7	SectorErase	Sequence for Sector Erase	
8	Dummy	Sequence for dummy operation if needed.	
		For example, if continuous read is configured in index 0, then the dummy LUT should be configured to force the external SPI flash to exit continuous read mode.	
		If a dummy operation is not required, then this LUT entry must be set to 0.	
9	PreWriteEnable <sup>1</sup>	Sequence for Pre-WriteEnable instructions	
10	PrePageProgram <sup>1</sup>	Sequence for Pre-PageProgram instructions	
11	PreReadStatus <sup>1</sup>	Sequence for Pre-ReadStatus instructions	
5, 12, 13, 14, 15	Undefined <sup>1</sup>	All of these sequences are free to be used for other purpose. For example, index 5 can be used for enabling Quad mode of SPI flash devices, see Section 3.3.2 for more details.	

1. If these LUT entries are are not required, then they are allowed to be used for other purposes.

NOTE

For most types of SPI flash devices available in the market, only index 0, 1, 3, 4, 7, and 8 are required. However, for other types of high-end SPI flash devices, i.e., Cypress HyperFlash, additional indexes listed above may be required.

# Configure QuadSPI module

The MCU bootloader is able to access external SPI devices via the QuadSPI module, but only after the QuadSPI module is configured. There are 2 ways to configure the QuadSPI module:

- · Configure QuadSPI module at runtime
- · Configure QuadSPI module at start-up

Table 57. Configuring the QuadSPI module

Configure QuadSPI at	Procedure	Clock updates during QuadSPI module configuration
runtime	<ol> <li>Use a WriteMemory command to program the QCB to either a region of RAM or internal flash.</li> <li>Use the ConfigQuadSPI command to configure the QuadSPI module with the QCB that was programmed before.</li> <li>After the above operations, the QuadSPI module has been set to an expected mode specified by the QCB, so the MCU bootloader is now able to access all connected SPI flash devices.</li> </ol>	If QuadSPI module is configured at runtime: The System Core clock will not be updated if the QuadSPI module is configured at runtime; only QUADSPI_MCR [SCLKCFG] is updated according to sclk_freq field within the QCB. In this case, the clock source for QuadSPI module is MCGFLL (QUADSPI0_SOCCR [QSPISRC] equals 1).
start-up	<ul> <li>The steps of configuring QuadSPI at startup is based on the runtime procedure, if the QCB is not present at address 0 of the 1st external SPI flash device.</li> <li>1. Configure the QuadSPI module at runtime (procedure above).</li> <li>2. Erase the 1st sector of the 1st connected external SPI flash device using the FlashEraseRegion command.</li> <li>3. Program the QCB to address 0 of the 1st connected external SPI flash device using the WriteMemory command.</li> </ul>	If QuadSPI module is configured at start-up: The System Core clock will be updated to 72/96 MHz, if the QuadSPI module is configured at start-up. In this case, the clock source of the QuadSPI module switches to MCGFLL. The corresponding registers are updated with the values listed in the table Register value updates when the QuadSPI module is configured at start-up.
	NOTE  For some types of SPI flash devices (like Cypress HyperFlash) which do not support basic reads (0x03) with 24-bit addresses, an alternative is available: for this step, program the QCB to internal flash, set the "qspiConfigBlockPointer" in the BCA to the start address of QCB, and program the BCA to 0x3c0.  4. Update BOOTSRC_SEL field (bits [7:6]) in FOPTregister at the address 0x40D to "0b'10", which means "boot from ROM with QuadSPI configured".  5. Reset the target.  6. After start-up, ROM code reads the QCB from address	For K80/1/2, the core clock is updated to 96 MHz. For KL81/2, the core clock is updated to 72 MHz.
	5. Reset the target.	

Table 57. Configuring the QuadSPI module (continued)

Configure QuadSPI at	Procedure	Clock updates during QuadSPI module configuration
	<ol><li>Now, the MCU bootloader is able to access all connected SPI flash devices.</li></ol>	
	The QuadSPI module will be configured automatically out of reset, if the QCB is already present and the BOOTSRC_SEL field (bits [7:6]) in FOPTregister at the address 0x40D equals to "0'b10".	

#### NOTE

The user application boot from QuadSPI in XIP mode should not change the QuadSPI source clock from what ROM has configured (as shown in the previous table); otherwise a hard fault may occur. However, the QuadSPI source clocks (listed in the next table) can be changed successfully, if the application avoids shutting down the QSPI clock during clock switching; for example, if the clock switch-related codes are relocated in either internal flash or SRAM.

## Access external SPI flash devices using QuadSPI module

The MCU bootloader supports access to external SPI flash devices using the following commands:

- Flash-erase-all: This command can erase all SPI flash devices defined in the QCB. For example, if "flash-erase-all 1", the 1 represents the source of the erasure command is QuadSPI memory.
- Flash-erase-region: This command can erase a specified range of flash within connected SPI flash devices. For example "flash-erase-region 0x68000000 0x10000".
- Write-memory: The MCU bootloader calls the Write-memory command to program specified data to a given region of connected SPI flash devices. For example, "write-memory 0x68001000 led\_demo.bin".
- Read-memory: The MCU bootloader calls the Read-memory command to read data from a given region of connected SPI flash devices. For example, "read-memory 0x68000000 1024 temp.bin".

These commands return error codes.

Table 58. Status Error Codes for accessing QuadSPI memory

Error Code	Value	Description
kStatus_Success	0	Operation succeeded without error
kStatus_QspiFlashSizeError	400	Size of external SPI flash is invalid
kStatus_QspiFlashAlignmentError	401	Start Address for program is not page-aligned
kStatus_QspiFlashAddressError	402	The address is invalid
kStatus_QspiFlashCommandFailure	403	The operation failed
kStatus_QspiNotConfigured	405	QSPI module is not successfully configured
kStatus_QspiFlashUnkownProperty	404	Unknown QSPI property
kStatus_QspiCommandNotSupported	406	The command is not supported under certain modes
kStatus_QspiCommandTimeout	407	The time that the external SPI device is busy more than the timeout value (timeout_milliseconds).
kStatus_QspiWriteFailure	408	QSPI module cannot perform a program command at the current clock frequency

Table 58. Status Error Codes for accessing QuadSPI memory (continued)

Error Code	Value	Description
kStatus_QspiModuleBusy	409	QSPI module is busy, or caused by incorrect configuation of QCB

#### **Boot directly from QuadSPI**

The MCU bootloader supports booting directly from QuadSPI. To boot directly from QuadSPI, the following conditions must be met:

- The bootFlags field in BCA is set to 0xFE, which means "boot directly from QuadSPI".
- The BOOTSRC\_SEL field (bits [7:6]) in the FOPT register at address 0x40D is set to "0'b10", which means "boot from ROM with QuadSPI configured".
- User application is valid.
- · QuadSPI configuration block (QCB) is valid
- · CRC check passed if the CRC check feature is enabled.

#### **Example QCB**

Here is an example QCB for the MX25U3235F device on TWR-K80F150M, FRDM-K82F, TWR-KL82Z72M, and FRDM-KL82Z. See the MCU Bootloader QuadSPI User's Guide (document MBOOTQSPIUG) for more details.

```
const qspi config t qspi config block =
    .tag = kQspiConfigTag,
                                                   // Fixed value, do not change
    .version = {.version = kQspiVersionTag}, // Fixed value, do not change
    .lengthInBytes = 512,
                                                  //Fixed value, do not change
    .sflash A1 size = 0x400000,
                                               // 4MB
    .sclk freq = kQspiSerialClockFreq High, // High frequency, in K82-256, it means 96MHz/1 = 96MHz
    .sflash port = kQspiPort EnableBothPorts, // Both QSPIOA and QSPIOB are enabled.
    .busy bit offset = 0,
                                                   // Busy offset is 0
    .ddr mode enable = 0,
                                               // disable DDR mode
    .dqs enable = 0,
                                                  // Disable DQS feature
    .parallel_mode_enable = 0,
                                              // QuadSPI module work under serial mode
    .pagesize = 256,
                                                  // Page Size : 256 bytes
    .sectorsize = 0 \times 1000,
                                                 // Sector Size: 4KB
    .sectorsize = Ux1000,
.device_mode_config_en = 1,
                                          // Enable quad mode for SPI flash
    .device cmd = 0x40,
                                              // Enable quad mode via set bit 6 in status
register to 1
    .write cmd ipcr = 0x05000000U,
                                       // IPCR indicating seq id for Quad Mode Enable (5<<24)
                                     //Set second divider for QSPI serial clock to 3
    .ips command second divider = 3,
    .look up table =
          // Seq0 : Quad Read (maximum supported freq: 104MHz)
                    0xEB - Quad Read, Single pad
          CMD:
                   0x18 - 24bit address, Quad pads
          ADDR:
          DUMMY:
                   0x06 - 6 clock cycles, Quad pads
          READ:
                   0x80 - Read 128 bytes, Quad pads
          JUMP ON CS: 0
          [0] = 0x0A1804EB, [1] = 0x1E800E06, [2] = 0x2400,
```


Supported peripherals


```
// Seq1: Write Enable (maximum supported freq: 104MHz)
               0x06 - Write Enable, Single pad
      CMD:
      [4] = 0x406,
      // Seq2: Erase All (maximum supported freq: 104MHz)
      CMD: 0x60 - Erase All chip, Single pad
      [8] = 0x460,
      //Seq3: Read Status (maximum supported freq: 104MHz)
      CMD:
             0x05 - Read Status, single pad
      READ: 0x01 - Read 1 byte
      [12] = 0 \times 1 \times 10010405,
      Seq4: 4 I/O Page Program (maximum supported freq: 104MHz)
      CMD:
            0x38 - 4 I/O Page Program, Single pad
      ADDR: 0x18 - 24bit address, Quad pad
      WRITE: 0x40 - Write 64 bytes at one pass, Quad pad
      [16] = 0x0A180438, [17] = 0x2240,
      // Seq5: Write status register to enable quad mode
      CMD: 0x01 - Write Status Register, single pad
      WRITE: 0x01 - Write 1 byte of data, single pad
      [20] = 0 \times 20010401,
      // Seq7: Erase Sector
      CMD: 0x20 - Sector Erase, single pad
      ADDR: 0x18 - 24 bit address, single pad
      [28] = 0x08180420,
     // Seq8: Dummy
     CMD: 0 - Dummy command, used to force SPI flash to exit continuous read mode.
     unnecessary here because the continuous read mode is not enabled.
     [32] = 0,
},
};
```

# Chapter 7 Peripheral interfaces

# 7.1 Introduction - Peripheral interfaces

The block diagram shows connections between components in the architecture of the peripheral interface.





In this diagram, the byte and packet interfaces are shown to inherit from the control interface.

All peripheral drivers implement an abstract interface built on top of the driver's internal interface. The outermost abstract interface is a packet-level interface. It returns the payload of packets to the caller. Drivers that use framing packets have another abstract interface layer that operates at the byte level. The abstract interfaces allow the higher layers to use exactly the same code regardless which peripheral is being used.

The abstract packet interface feeds into the command and data packet processor. This component interprets the packets returned by the lower layer as command or data packets.

#### 7.2 Abstract control interface

This control interface provides a common method to initialize and shutdown peripheral drivers. It also provides the means to perform the active peripheral detection. No data transfer functionality is provided by this interface. That is handled by the interfaces that inherit the control interface.

User's Guide 75 / 108

The main reason this interface is separate from the byte and packet interfaces is to show the commonality between the two. It also allows the driver to provide a single control interface structure definition that can be easily shared.

```
struct PeripheralDescriptor {
    //! @brief Bit mask identifying the peripheral type.
    //! See # peripheral types for a list of valid bits.
   uint32 t typeMask;
    //! @brief The instance number of the peripheral.
   uint32 t instance;
    //! @brief Configure pinmux setting for the peripheral.
   void (*pinmuxConfig)(uint32 t instance, pinmux type t pinmux);
    //! @brief Control interface for the peripheral.
   const peripheral control interface t * controlInterface;
    //! @brief Byte-level interface for the peripheral.
   //! May be NULL because not all periperhals support this interface.
   const peripheral_byte_inteface_t * byteInterface;
    //! @brief Packet level interface for the peripheral.
   const peripheral packet interface t * packetInterface;
};
struct PeripheralControlInterface
   bool (*pollForActivity)(const PeripheralDescriptor * self);
   status_t (*init)(const PeripheralDescriptor * self, BoatloaderInitInfo * info);
   void (*shutdown) (const PeripheralDescriptor * self);
   void (*pump) (const peripheral descriptor t *self);
```

#### Table 59. Abstract control interface

Interface	Description
pollForActivity()	Check whether communications has started.
init()	Fully initialize the driver.
shutdown()	Shutdown the fully initialized driver.
pump	Provide execution time to driver.

# 7.3 Abstract byte interface

This interface gives the framing packetizer a common interface for the peripherals that use framing packets (see framing packetizer).

The abstract byte interface inherits the abstract control interface.

```
struct PeripheralByteInterface
{
    status_t (*init)(const peripheral_descriptor_t * self);
    status_t (*write)(const peripheral_descriptor_t * self, const uint8_t *buffer, uint32_t
```

```
byteCount);
};
```

#### Table 60. Abstract byte interface

Interface	Description
init()	Initialize the interface
write()	Write the requested number of bytes

#### NOTE

The byte interface has no read() member. Interface reads are performed in an interrupt handler at the packet level.

# 7.4 Abstract packet interface

The abstract packet interface inherits the abstract control interface.

#### Table 61. Abstract packet interface

Interface	Description
init()	Initialize the peripheral.
readPacket()	Read a full packet from the peripheral.
writePacket()	Send a complete packet to the peripheral.
abortDataPhase()	Abort receiving of data packets.
finalize()	Shut down the peripheral when done with use.
getMaxPacketSize	Returns the current maximum packet size.
byteReceivedCallback	Notification of received byte.

### 7.5 Framing packetizer

The framing packetizer processes framing packets received via the byte interface with which it communicates. The framing packetizer builds and validates a framing packet as it reads bytes. The framing packetizer also constructs outgoing framing packets as needed to add flow control information and command or data packets. The framing packetizer also supports data phase abort.


# 7.6 USB HID packetizer

The USB HID packetizer implements the abstract packet interface for USB HID, taking advantage of the USB's inherent flow control and error detection capabilities. The USB HID packetizer provides a link layer that supports variable length packets and data phase abort.

#### 7.7 USB HID packetizer

The USB HID packetizer implements the abstract packet interface for USB HID, taking advantage of the USB's inherent flow control and error detection capabilities.

The image shows the USB MSC command/data/status flow chart.



- · The CBW begins on a packet boundary, and ends as a short packet. Exactly 31 bytes are transferred.
- The CSW begins on a packet boundary, and ends as a short packet. Exactly 13 bytes are transferred.
- The data packet begins on a packet boundary, and ends as a short packet. Exactly 64 bytes are transferred.

### 7.8 Command/data processor

This component reads complete packets from the abstract packet interface, and interprets them as either command packets or data packets. The actual handling of each command is done by command handlers called by the command processor. The command handler tells the command processor whether a data phase is expected and how much data it is expected to receive.

The command/data processor ignores any unexpected commands or data packets if received. In this instance, the communications link resynchronizes upon reception of the next valid command.

# Chapter 8 Memory interface

#### 8.1 Abstract interface

The bootloader uses a common, abstract interface to implement the memory read/write/fill commands. This is to keep the command layer from having to know the details of the memory map and special routines.

This shared memory interface structure is used for both the high-level abstract interface, as well as low-level entries in the memory map.

```
struct MemoryInterface
{
    status_t (*init) (void);
    status_t (*read) (uint32_t address, uint32_t length, uint8_t * buffer);
    status_t (*write) (uint32_t address, uint32_t length, const uint8_t * buffer);
    status_t (*fill) (uint32_t address, uint32_t length, uint32_t pattern);
    status_t (*flush) (void);
    status_t (*erase) (uint32_t address, uint32_t length)
}
```

The global bootloader context contains a pointer to the high-level abstract memory interface, which is one of the MemoryInterface structures. The internal implementation of this abstract interface uses a memory map table, referenced from the global bootloader context that describes the various regions of memory that are accessible and provides region-specific operations.

The high-level functions are implemented to iterate over the memory map entries until it finds the entry for the specified address range. Read and write operations are not permitted to cross region boundaries, and an error is returned if such an attempt is made.

The BootloaderContext::memoryMap member is set to an array of these structures:

```
struct MemoryMapEntry
{
    uint32_t startAddress;
    uint32_t endAddress;
    bool isExecutable;
    const MemoryInterface * interface;
};
```

This array must be terminated with an entry with all fields set to zero.

The same MemoryInterface structure is also used to hold the memory-type-specific operations.

Note that the MemoryMapEntry::endAddress field must be set to the address of the last byte of the region, because a <= comparison is used.

During bootloader startup, the memory map is copied into RAM and modified to match the actual sizes of flash and RAM on the chip.

# 8.2 Flash driver interface

The flash driver uses the common memory interface to simplify the interaction with flash. It takes care of high level features such as read back verification, flash protection awareness, and so on. The flash memory functions map to the interface functions as so:

```
const memory_region_interface_t g_flashMemoryInterface =
{
    .read = &flash_mem_read,
```

User's Guide 79 / 108

```
.write = &flash mem write,
    .fill = &flash mem fill,
    .flush = NULL,
    .erase = flash_mem_erase
};
```

Bootloader startup code is responsible for initializing the flash memory.

#### Table 62.

API	Description
flash_mem_read()	Performs a normal memory read if the specified region isn't protected from reading.
flash_mem_write()	Calls the low-level flash_program() API. Also performs program verification if enabled with the Set Property command.
flash_mem_fill()	Performs intelligent fill operations on flash memory ranges. If the fill patterns are all 1's, special action is taken. If the range is a whole number of sectors, then those sectors are erased rather than filled. Any part of an all-1's fill that is not sector-aligned and -sized is ignored (the assumption being that it has been erased to 1's already). Fills for patterns other than all 1's call into flash_program().
flash_mem_erase()	Calls the low-level flash_erase() API. Also performs erasure verification if enabled with the Set Property command (Enabled by default).

All flash\_mem\_read(), flash\_mem\_write(), flash\_mem\_fill(), and flash\_mem\_erase() check the flash protection status for the sectors being read or programmed or erased and return an appropriate error if the operation is not allowed.

### 8.3 Low-level flash driver

The low-level flash driver (LLFD) handles erase and write operations on a word basis. It cannot perform writes of less than a full word.

The bootloader startup code is responsible for initializing and shutting down the LLFD.

# Chapter 9 MCU bootloader porting

#### 9.1 Introduction

This chapter discusses the steps required to port an existing MCU bootloader to a new device. Each step of the porting process is discussed in detail in the following sections.

# 9.2 Choosing a starting point

The first step is to download the latest bootloader release. Updates for the bootloader are released multiple times per year, so having the latest package is important for finding the best starting point for your port. To find the most recent bootloader release, click on mcuxpresso.nxp.com, select middleware mcu-boot when configuring the sdk package. MCU Bootloader projects can be found in <sdk\_package>/boards/<box>
boards/<box>

bootloader\_examples.

The easiest way to port the bootloader is to choose a supported target that is the closest match to the desired target device.

NOTE

Just because a supported device has a similar part number to the desired target device, it may not necessarily be the best starting point. To determine the best match, refer to the data sheet and reference manual for all of the supported MCU devices.

# 9.3 Preliminary porting tasks

All references to paths in the rest of this chapter are relative to the root of the extracted SDK package. MCU Bootloader is a middleware in SDK package loacted at middleware/ mcu-boot. Before modifying source code, the following tasks should be performed.

#### 9.3.1 Download MCUXpresso SDK

Porting the MCU bootloader to a new target is a manual process that requires updating the device header files. This process is time-consuming and error-prone, so NXP provides Software Development Kit (SDK) for ARM Cortex-M Core devices. SDK package contains device header files and drivers. These SDK packages can be downloaded from mcuxpresso.nxp.com.

NOTE

Do not proceed with a port if a package does not yet exist for the desired target device.

In the downloaded package, header files including <device>.h, <device>\_features.h, fsl\_device\_registers, system\_<device>.h can be found in devices/<device>, and drivers can be found in devices/<device>/drivers. Add these two folders to include directories of the target device's bootloader project or add these header files and drivers to the target device's bootloader project.

#### 9.3.2 Copy the closest match

Copy the folder of the device that most closely matches the target device in the /middleware/mcu-boot/targets folder of the bootloader source tree. Rename the folder to match the target device part number.

After the files are copied, browse the newly created folder. Rename all files that have reference to the device from which they were copied. Rename the following files:

- clock\_config\_<old\_device>.c —> clock\_config\_<new\_device>.c
- hardware init <old device>.c --> hardware init <new device>.c
- memory map <old device>.c —> memory map <new device>.c
- peripherals\_<old\_device>.c —> peripherals \_<new\_device>.c

Copy the following files from their location in devices/<tool chain> to the new middleware/mcu-boot/targets/ <device>/src/startup folder:

<tool chain>/startup\_<device>.s

#### 9.3.3 Provide device startup file (vector table)

A device-specific startup file is a key piece to the port. The bootloader may not function correctly without the correct vector table. A startup file from the closest match device can be used as a reference, but it is strongly recommended that the file be thoroughly checked before using it to port due to differences in interrupt vector mappings between devices.

Create the startup file and place into the middleware/mcu-boot/targets/<device>/src/startup/<tool chain> folder. Startup files are often assembly (\*.s) and are named startup\_<device>.s.

#### NOTE

For Kinetis devices, the 16-byte Flash Configuration Field should be carefully set in the bootloader image. The Flash Configuration Field is placed at the offset 0x400 in the bootloader image. The field is documented in the SOC reference manual under the subsection called, "Flash Configuration Field" in the "Flash Memory Module" chapter. To change the default 16-byte value for the field in the template startup\_<device>.s file of the bootloader project, follow these steps:


- 1. Open the startup\_<device>.s file in a text editor.
- Locate the symbol where Flash Configuration Field is specified. The symbol name is "\_\_FlashConfig" The
  16-byte Flash Configuration Field data is enclosed with \_\_FlashConfig and \_\_FlashConfig\_End symbols in
  the startup\_<device>.s file
- 3. Change the 16-byte setting to the correct value. For example set the flash security byte, enable or disable backdoor access key, specify the 8-byte backdoor key, and so on.
- 4. Once the field is updated, save the startup\_<device>.s file and close the text editor.

#### 9.3.4 Clean up the IAR project


This example uses the IAR tool chain for the new project. Other supported tool chains can be used in a similar manner.

MCU Bootloader projects can be found in <boards>/board/bootloader\_examples. Open a bootloader project of the most similar device. This image shows an example of what a workspace looks like and the files that need to be touched.

User's Guide 82 / 108



Once changes have been made, update the project to reference the target device. This can be found in the project options.



#### 9.3.5 Bootloader peripherals

There are two steps required to enable and configure the desired peripherals on the target device:


- Choose which peripherals can be used by the bootloader.
- Configure the hardware at a low level to enable access to those peripherals.

# 9.4 Primary porting tasks


After the basic file structure and source files are in place, the porting work can begin. This section describes which files need to be modified and how to modify them.

### 9.4.1 Bootloader peripherals

The bootloader source uses a C/C++ preprocessor define to configure the bootloader based on the target device. Update this define to reference the correct set of device-specific header files.



If the memory configuration of the target device differs from the closest match, the linker file must be replaced. Refer to linker files in devices/<device>/<tool chain> and update it as per the bootloader project. Update the linker settings via the project options.



#### 9.4.1.1 Supported peripherals

The bootloader uses the peripherals\_<device>.c file to define which peripheral interfaces are active in the bootloader. The source file includes a single table,  $g_peripherals[]$ , that contains active peripheral information and pointers to configuration structures. This file is found in middleware/mcu-boot/targets/<device>/src.

Only place configurations for peripherals that are present on the target device. Otherwise, the processor generates fault conditions when trying to initialize a peripheral that is not physically present.

For the content of each entry in the  $g_peripherals[]$  table, reuse existing entries and only modify the .instance member. For example, starting with the following UART0 member, make the change to UART1 by simply changing .instance from "0" to "1".

```
.typeMask = kPeripheralType_UART,
.instance = 0,
.pinmuxConfig = uart_pinmux_config,
.controlInterface = &g_scuartControlInterface;
.byteInterface = &g_scuartByteInterfacek;
.packetInterface = &g_framingPacketInterface;
}
```

When the table has all required entries, it must be terminated with a null { 0 } entry.

#### 9.4.1.2 Peripheral initialization

After the peripheral configuration has been selected, the low-level initialization must be accounted for. The bootloader automatically enables the clock and configures the peripheral, so the only thing required for the port is to tell the bootloader which pins to use for each peripheral. This is handled in the peripherals\_pinmux.h file in middleware/ mcu-boot/targets/<device>/src. The hardware\_init\_<device>.c file selects the boot pin used by the bootloader, which may need to be changed for the new target device.

These files most likely require significant changes to account for the differences between devices when it comes to pin routing. Each function should be checked for correctness and modified as needed.

#### 9.4.1.3 Clock initialization

The MCU bootloader typically uses the device default clock configuration in order to avoid dependencies on external components and simplify use. In some situations, the default clock configuration cannot be used due to accuracy requirements of supported peripherals. On devices that have on-chip USB and CAN, the default system configuration is not sufficient and the bootloader configures the device to run from the high-precision internal reference clock (IRC) if available. Otherwise, it depends on the external oscillator supply.

The bootloader uses the clock\_config\_<device>.c file in middleware/mcu-boot/targets/ <device>/src to override the default clock behavior. If the port's target device supports USB, this file can be used. If the port's target device does not support USB, the functions within clock\_config\_<device>.c can be stubbed out or set to the required port value.

#### 9.4.2 Bootloader configuration

Configure the bootloader to match the supported features and the specific memory map for the target device. Turn features on or off by using #define statements in the bootloader\_config.h file in middleware/mcu-boot/targets/<device>/src. See examples for using these macros in bl\_command.c (g\_commandHandlerTable[] table) in the middleware/mcu-boot/src/bootloader/src folder. All checks that reference a BL\_\* feature can be turned on or off. Examples of these features are BL\_MIN\_PROFILE, BL\_HAS\_MASS\_ERASE, and BL\_FEATURE\_READ\_MEMORY.

One of the most important bootloader configuration choices is where to set the start address (vector table) of the user application. This is determined by the BL\_APP\_VECTOR\_TABLE\_ADDRESS define in bootloader\_config.h. Most bootloader configurations choose to place the user application at address 0xA000 because that accommodates the full-featured bootloader image. It is possible to move this start address if the resulting port reduces features (and therefore, code size) of the bootloader.

NOTE

Load the Release build of the flash-resident bootloader if you plan to place the user application at 0xA000. Loading the Debug build requires you to move the application address beyond the end of the bootloader image. This address can be determined from the bootloader map file.

# 9.4.3 Bootloader memory map configuration

The MCU device memory map and flash configuration must be defined for proper operation of the bootloader. The device memory map is defined in the g\_memoryMap[] structure of the memory\_map\_<device>.c file, which can be found in middleware/mcu-boot/targets/<device>/src. An example memory map configuration is shown.

MCU bootloader porting

// Terminator
};

In addition to the device memory map, the correct SRAM initialization file must be selected according to the target device. This file is split based on ARM® Cortex®-M4 and Cortex-M0+ based devices, so the likelihood of having to change it is low.

The sram\_init\_cm4.c file is located in middleware/mcu-boot/src/memory/src for M4 devices and sram\_init\_cm0plus.c for M0+ devices.

User's Guide 88 / 108

# Chapter 10 Creating a custom flash-resident bootloader

#### 10.1 Introduction

In some situations the ROM-based or full-featured flash-resident bootloader cannot meet the requirements of a use application. Examples of such situations include special signaling requirements on IO and peripherals not supported by the bootloader, or the more basic need to have as small of a code footprint as possible (for the flash-resident bootloader). This section discusses how to customize the flash-resident bootloader for a specific use case. The IAR tool chain is used for this example. Other supported tool chains can be similarly configured.

#### 10.2 Where to start

The MCU bootloader comes with various preconfigured projects, including configurations for a flashloader (if applicable for the device) and a flash-resident bootloader. For all of these projects, supported features can easily be enabled or disabled to suit the needs of a custom application.

The projects containing these preconfigured options are located in the <sdk\_package>/ boards/<box>board>/bootloader\_examples folder. Inside of this folder there are bootloader projects including flash-resident bootloader, flashloader, flashloader\_loader, and demo\_apps. The figure below shows the bootloader projects for FRDM-K64F board.

#### 10.3 Flash-resident bootloader source tree

It is important to understand the source tree to understand where modifications are possible. Here is an example of a source tree for one of the bootloader configurations.

There are two folders in each bootloader project: a device-specific folder and a "source" folder. All files in the device-specific folder are located in the <sdk\_package>/ middleware/mcu-boot/targets/<device>/src folder, and are specific to the target device. The "source" folder is located at the top level of the bootloader tree, and the subfolders in the project correspond to the real folder/file structure on the PC. The files in the "source" folder are the core files of the bootloader.

The bootloader source is separated in a way that creates a clear line between what a user needs to modify and what they do not. Among other things, the files in the devicespecific folder allow the application to select which peripherals are active as well as how to configure the clock, and are intended to be modified by the user. The files in the "source" folder can be modified, but should only require modification where very specific customization is needed in the bootloader.

### 10.4 Modifying source files

The files that cover the majority of the customization options needed by applications are located in the device-specific folder. These files allow modification to the basic configuration elements of the bootloader application, and are not associated with the core functionality of the bootloader.

In the device-specific folder, the source files contain this information:

- **bootloader\_config.h** Bootloader configuration options such as encryption, timeouts, CRC checking, the UART module number and baud rate, and most importantly, the vector table offset for the user application.
- clock\_config\_<device>.c Configures the clock for the device. This includes system, bus, etc.
- hardware\_init\_<device>.c Enables and configures peripherals used by the application. This includes pin muxing, peripheral initialization, and the pin used as a bootloader re-entry (bootstrap) mechanism.
- memory\_map\_<device>.c Contains a table that stores the memory map information for the targeted device.
- peripherals\_<device>.c Contains the table used by the bootloader to check which peripheral interfaces are enabled. This is the file used to disable any unused peripheral interfaces.
- peripherals\_pinmux.h Contains macros to identify peripheral pin mux, typically specific to a target platform.

# 10.5 Example

One of the most common customizations performed on the MCU bootloader is removing unused or unwanted peripheral interfaces. The default configuration of the bootloader enables multiple interfaces, including UART, SPI, I2C and (on some devices) USB and CAN. This example will describe how to remove the SPI0 interface from the provided bootloader projects. The same methodology can be used to select any of the supported interfaces.

# 10.6 Modifying a peripheral configuration macro

The bootloader\_confg.h file is located in <sdk\_package>/middleware/mcu-boot/targets/<device>/src. It contains macros such as:

```
#if !defined(BL_CONFIG_SPI0)
#define BL_CONFIG_SPI0 (1)
#endif
```

To remove an interface, either modify this file to set the macro to (0), or pass the macro define to the toolchain compiler in the project settings. For example:

BL\_CONFIG\_SPI0=0

Setting this macro to zero removes the interface from the g\_peripherals table and prevents related code from linking into the bootloader image.

# 10.7 How to generate MMCAU functions in binary image

1. Add the MMCAU driver to the project.

Add the MMCAU driver mmcau aes functions.c to the project. There are only three functions in this driver.

```
//! @brief An initialization function for the decryption peripheral
void mmcau_aes_init(uint32_t *key, uint32_t *keySchedule, uint32_t *rcon);

//! @brief Encrypts a 16 byte block of data//!
in and out may use the same address so encrypting in place is supported
void mmcau_aes_encrypt(uint32_t *in, uint32_t *key, uint32_t *keySchedule, uint32_t *out);

//! @brief Decrypts a 16 byte block of data//!
in and out may use the same address so decrypting in place is supported
void mmcau_aes_decrypt(uint32_t *in, uint32_t *key, uint32_t *keySchedule, uint32_t *out);
```

The following figure shows that the driver has been added to the K80F256 bootloader project

```
Figure 46. Driver added to K80F256F project
```

2. Change the compile optimization level to low.

```
Figure 47. Compile optimization level
```

3. Compile the project and view the map file while generating the binary file for the entire project. The start address and offset of mmcau\_aes\_init, mmcau\_aes\_encrypt, and mmcau\_aes\_decrypt are shown.

```
Figure 48. Start address MMCAU
```

4. Open the list file to see the MMCAU algorithm length - 1212 = 0x4BC.

```
Figure 49. MMCAU algorithm length
```

5. Extract functions from the address of mmcau\_aes\_init (0x2058 in this case) by the MMCAU algorithm length (0x4BC) and save it. This is the MMCAU algorithm only. See mmcau function cm4.bin.

```
Figure 50. mmcau_function_cm4.bin
```

6. Add the MMCAU algorithm to the Bootloader Configuration Area (BCA).

The MMCAU algorithm can be loaded to any accesible memory, such as RAM or flash. However, you need to update the BCA in order to have a pointer to an MMCAu set-up structure. See aeas security.h for the structure definition.

The location offset of the MMCAU algorithm is x020. The BCA start is 0x3C0, and the mmcau\_function\_info address is 0x3E0. For decryption to work properly, the mmcau\_function\_info must contain valid values for all the fields in this structure. This structure size is 20 bytes (0x14 bytes).

Tag

The tag field must equal 'kcau'

· Length

It is the total length of all MMCAU AES algorithms. See mmcau aes functions.lst. It is 1212 bytes (0x4BC).

• aes init start

Memory location of the <code>aes\_init</code> function, the address where <code>mmcau\_function\_cm4.bin</code> is to be loaded. This function size is 0xD6.

• aes encrypt start

Memory location of the aes encrypt function. This function size is 0x1B0.

• aes\_decrypt\_start

Memory location of the aes decrypt function. This function size is 0x1BE.

The figure below contains information for each function.

```
Figure 51. Map file
```

- 7. Example Add the MMCAU algorithm after the BCA.
  - BCA 0x30 ~ 0x3DF
  - MMCAU setup in BCA 0x3E0, which shows the start of mmcau function info
  - Tag in mmcau\_function\_info (0x410 ~ 0x413)

The values of 0x410 ~ 0x4'3 are 'kcau'

• Length in mmcau function into (0x414 ~ 0x417)

The value is 0x000004BC

• aes\_init\_start in mmcau\_function\_into (0x418 ~ 0x41b)

The value is 0x00000424 (0x410 + 0x14 (mmcau function info structure size))

• aes\_encrypt\_start in mmcau\_function\_info (0x41c ~ 0x41f)

The value is 0x000004fa (0x424 + 0xd6 (mmcau\_aes\_init function size))

• aes\_decrypt\_start in mmcau\_function\_info (0x420 ~ 0x423)

The value is 0x000006aa (0x4fa + 0x1b0 (mmcau\_aes\_encrypt function size))

• The MMCAU algorithm starts from flash address 0x424

Figure 52. MMCAU algorithm after BCA

# Chapter 11 Bootloader Reliable Update

#### 11.1 Introduction

Reliable update is an optional but important feature of MCU bootloader. During a firmware update, an unexpected loss of power or device disconnect from the host can happen. This may result in a corrupted image or non-responsive devices. The reliable update feature is designed to solve this problem.

#### 11.2 Functional description

The reliable update works by dividing the device memory into two regions: the main application region and backup application region. Only the backup application region is allowed to be updated by the host. Once the backup region is updated with the new firmware image, the reliable update process needs to be initiated. The MCU bootloader here checks the validity and integrity of the new application image in the backup region, and copies the new image to the main application region.


#### 11.2.1 Bootloader workflow with reliable update

There are two methods to initiate reliable update process. The first method is to reset the device to enter the bootloader startup process, causing MCU bootloader to detect the presence of a valid image in the backup region, and kicking off the reliable update process. The second method is by issuing a reliable-update command from host using BLHOST.exe while the bootloader is running on the device.

Using the first method, the reliable update process starts before all interfaces are configured. The figure below shows the call to reliable update process during startup flow of the MCU bootloader.

The second method occurs while the bootloader state machine is running. The reliable update process is triggered when the host sends the reliable update bootloader command.

User's Guide 93 / 108



### 11.2.2 Reliable update implementation types

There are two kinds of reliable update implementations. They can be classified as either the software version or hardware version. The main differences between software and hardware implementation are listed below:

Table 63. Software and hardware implementation

Item	Software implementation	Hardware implementation
Applicable device	All Kinetis devices	Devices with flash swap support

Table continues on the next page...

95 / 108

Table 63. Software and hardware implementation (continued)

Item	Software implementation	Hardware implementation
Device memory distribution	Bootloader + main application + backup application	Main bootloader + main application + backup bootloader + backup application
Backup application address	Flexible	Fixed
The ability to keep two applications	No	Yes

The most obvious difference is that the software implementation copies the backup application to the main application region, while hardware implementation swaps two half flash blocks to make the backup application become the main application. The detailed differences will be reflected in Section 12.2.3, "Reliable update flow".

See Section 12.3, "Configuration macros" on how to enable different implementations of the reliable update.

#### 11.2.3 Reliable update flow

This chapter describes in detail both the software and hardware implementation of the reliable update process.

#### 11.2.3.1 Software implementation

For software implementation, the backup application address is not fixed. Therefore, the application address must be specified. There are two ways for the bootloader to receive the backup application address. If the reliable update process is issued by the host, the bootloader receives the specified application address from the host itself. Otherwise, the bootloader uses the predefined application address.


After the reliable update process starts, the first thing for the bootloader is to check the backup application region . This is to determine if the reliable update feature is active by checking:

- 1. If the application pointer in the backup application is valid.
- 2. If the Bootloader Configuration Area is enabled.

If above conditions are not met, the bootloader exits the reliable update process immediately. Else, the bootloader continues to validate the integrity of the backup application by checking: the following

- 1. Is crcStartAddress is equal to the start address of the vector table of the application.
- 2. Is crcByteCount (considered as the size of backup application) is less than or equal to the maximum allowed backup application size.
- 3. Is the calculated CRC checksum is equal to the checksum provided in backup application, given that the above conditions are met.

If the backup application is determined to be valid, the remaining process is described in the following figure.



Not all details are shown in the above figure.

Once the main application region is updated, the bootloader must erase the backup application region before exiting the reliable update process. This prevents the bootloader to update the main application image on subsequent boots.


#### 11.2.3.2 Hardware implementation

For the hardware implementation, the backup application address is fixed and predefined in the bootloader, but a swap indicator address is required to swap the flash system. There are two ways for the bootloader to get the swap indicator address. If the


reliable update process is issued by the host, the bootloader receives the specified swap indicator address from the host itself. Otherwise, the bootloader tries to receive the swap indicator address from the IFR, if the swap system is in the ready state.

The top level behavior of the reliable update process depends on how the bootloader gets the swap indicator address:

- If the reliable update process is issued by the host, the bootloader does the same thing as software implementation until the validity of the backup application is verified.
- If the reliable update process is from the bootloader startup sequence, the bootloader first checks the main application. If the
  main application is valid, then the bootloader exits the reliable update process immediately, and jumps to the main application.
  Otherwise, the bootloader receives the swap indicator address from IFR, then continues to validate the integrity of the backup
  application as the software implementation.



If the backup application is valid, see the remaining operations in the following figure.



NOTE

Not all details are shown in the above figure.

Once the flash system is swapped (upper flash block becomes lower flash block), the bootloader naturally treats the backup application as the main application. In the hardware implementation, after the swap, it is not necessary to erase the image from the backup region.

### 11.3 Configuration macros

The configuration macros defined in bootloader\_config.h are used to enable the reliable update feature. For MCU bootloader v2.0.0, the feature is only enabled in the K65 Freedom and Tower flash target builds. All code added for this feature should be enabled only if the macros are defined. Currently, these macros are defined as:

- BL FEATURE RELIABLE UPDATE Used to enable or disable the reliable update feature.
- BL\_FEATURE\_HARDWARE\_SWAP\_UPDATE Used to switch to the hardware or software implementation of reliable update.

• BL\_BACKUP\_APP\_START – Used to define the start address of the backup application if the reliable update feature is enabled.

# 11.4 Get property

A property has been added to get the state of reliable update. To implement this, a property member called *reliableUpdateStatus* has been added to propertyStore. Additionally, eight new status codes have been defined for the reliable update status. See the following table for details.

Table 64. Reliable update status error codes

Status	Value	Description
kStatus_ReliableUpdateSuccess	10600	Reliable update operation succeeded.
kStatus_ReliableUpdateFail	10601	Reliable update operation failed.
kStatus_ReliableUpdateInactive	10602	Reliable update feature is inactive.
kStatus_ReliableUpdateBackupApplicati onInvalid	10603	Backup application is invalid.
kStatus_ReliableUpdateStillInMainAppli cation	10604	(For hardware implementation only) The bootloader still jumps to the original main application.
kStatus_ReliableUpdateSwapSystemNo tReady	10605	(For hardware implementation only) Failed to get the swap indicator address from IFR due to the swap system not being ready.
kStatus_ReliableUpdateBackupBootloa derNotReady	10606	(For hardware implementation only) Failed in copying the main application image to the backup application region.
kStatus_ReliableUpdateSwapIndicatorA ddressInvalid	10607	(For hardware implementation only) Swap indicator address is invalid for the swap system.

# Chapter 12 Appendix A: Status and error codes

Status and error codes are grouped by component. Each component that defines errors has a group number. This expression is used to construct a status code value.

status\_code = (group \* 100) + code

Component group numbers are listed in this table.

Table 65. Component group numbers

Group	Component
0	Generic errors
1	Flash driver
4	QuadSPI driver
5	OTFAD driver
100	Bootloader
101	SB loader
102	Memory interface
103	Property store
104	CRC checker
105	Packetizer
106	Reliable update

The following table lists all of the error and status codes.

Table 66. Status and error codes

Name	Value	Description
kStatus_Success	0	Operation succeeded without error.
kStatus_Fail	1	Operation failed with a generic error.
kStatus_ReadOnly	2	Property cannot be changed because it is read-only.
kStatus_OutOfRange	3	Requested value is out of range.
kStatus_InvalidArgument	4	The requested command's argument is undefined.
kStatus_Timeout	5	A timeout occurred.
kStatus_NoTransferInProgress	6	The current transfer status is idle.
kStatus_FlashSizeError	100	Not used.
kStatus_FlashAlignmentError	101	Address or length does not meet required alignment.
kStatus_FlashAddressError	102	Address or length is outside addressable memory.
kStatus_FlashAccessError	103	The FTFA_FSTAT[ACCERR] bit is set.

Table continues on the next page...

User's Guide 100 / 108

Table 66. Status and error codes (continued)

Name	Value	Description
kStatus_FlashProtectionViolation	104	The FTFA_FSTAT[FPVIOL] bit is set.
kStatus_FlashCommandFailure	105	The FTFA_FSTAT[MGSTAT0] bit is set.
kStatus_FlashUnknownProperty	106	Unknown Flash property.
kStatus_FlashEraseKeyError	107	Error in erasing the key.
kStatus_FlashRegionOnExecuteOnly	108	The region is execute only region.
kStatus_FlashAPINotSupported	115	Unsupported Flash API is called.
kStatus_QspiFlashSizeError	400	Error in QuadSPI flash size.
kStatus_QspiFlashAlignmentError	401	Error in QuadSPI flash alignment.
kStatus_QspiFlashAddressError	402	Error in QuadSPI flash address.
kStatus_QspiFlashCommandFailure	403	QuadSPI flash command failure.
kStatus_QspiFlashUnknownProperty	404	Unknown QuadSPI flash property.
kStatus_QspiNotConfigured	405	QuadSPI not configured.
kStatus_QspiCommandNotSupported	406	QuadSPI command not supported.
kStatus_QspiCommandTimeout	407	QuadSPI command timed out.
kStatus_QspiWriteFailure	408	QuadSPI write failure.
kStatusQspiModuleBusy	409	QuadSPI module is busy.
kStatus_OtfadSecurityViolation	500	Security violation in OTFAD module.
kStatus_OtfadLogicallyDisabled	501	OTFAD module is logically disabled.
kStatus_OtfadInvalidKey	502	The key is invalid.
kStatus_OtfadInvalidKeyBlob	503	The key blob is invalid.
kStatus_UnknownCommand	10000	The requested command value is undefined.
kStatus_SecurityViolation	10001	Command is disallowed because flash security is enabled.
kStatus_AbortDataPhase	10002	Abort the data phase early.
kStatus_Ping	10003	Internal: Received ping during command phase.
kStatus_NoResponse	10004	There is no response for the command.
kStatus_NoResponseExpected	10005	There is no response expected for the command.
kStatusRomLdrSectionOverrun	10100	ROM SB loader section overrun.
kStatusRomLdrSignature	10101	ROM SB loader incorrect signature.
kStatusRomLdrSectionLength	10102	ROM SB loader incorrect section length.
kStatusRomLdrUnencryptedOnly	10103	ROM SB loader does not support plain text image.
kStatusRomLdrEOFReached	10104	ROM SB loader EOF reached.
kStatusRomLdrChecksum	10105	ROM SB loader checksum error.

Table continues on the next page...

Table 66. Status and error codes (continued)

Name	Value	Description
kStatusRomLdrCrc32Error	10106	ROM SB loader CRC32 error.
kStatusRomLdrUnknownCommand	10107	ROM SB loader unknown command.
kStatusRomLdrldNotFound	10108	ROM SB loader ID not found.
kStatusRomLdrDataUnderrun	10109	ROM SB loader data underrun.
kStatusRomLdrJumpReturned	10110	ROM SB loader return from jump command occurred.
kStatusRomLdrCallFailed	10111	ROM SB loader call command failed.
kStatusRomLdrKeyNotFound	10112	ROM SB loader key not found.
kStatusRomLdrSecureOnly	10113	ROM SB loader security state is secured only.
kStatusRomLdrResetReturned	10114	ROM SB loader return from reset occurred.
kStatusMemoryRangeInvalid	10200	Memory range conflicts with a protected region.
kStatusMemoryReadFailed	10200	Failed to read from memory range.
kStatusMemoryWriteFailed	10202	Failed to write to memory range.
kStatus_UnknownProperty	10300	The requested property value is undefined.
kStatus_ReadOnlyProperty	10301	The requested property value cannot be written.
kStatus_InvalidPropertyValue	10301	The specified property value is invalid.
kStatus_AppCrcCheckPassed	10400	CRC check passed.
kStatus_AppCrcCheckFailed	10400	CRC check failed.
kStatus_AppCrcCheckInactive	10401	CRC checker is not enabled.
	10403	
kStatus_AppCrcCheckInvalid	10403	Invalid CRC checker due to blank part of BCA not present.
kStatus_AppCrcCheckOutOfRange		CRC check is valid but addresses are out of range.
kStatus_NoPingResponse	10500	Packetizer did not receive any response for the ping packet.
kStatus_InvalidPacketType	10501	Packet type is invalid.
kStatus_InvalidCRC	10502	Invalid CRC in the packet.
kStatus_NoCommandResponse	10503	No response received for the command.
kStatus_ReliableUpdateSuccess	10600	Reliable update process completed successfully.
kStatus_ReliableUpdateFail	10601	Reliable update process failed.
kStatus_ReliableUpdateInacive	10602	Reliable update feature is inactive.
kStatus_ReliableUpdateBackupApplicationInvalid	10603	Backup application image is invalid.
kStatus_ReliableUpdateStillInMainAppli cation	10604	Next boot will still be with Main Application image.
kStatus_ReliableUpdateSwapSystemNo tReady	10605	Cannot swap flash by default because swap system is not ready.

Table continues on the next page...

# Table 66. Status and error codes (continued)

Name	Value	Description
kStatus_ReliableUpdateBackupBootloa derNotReady	10606	Cannot swap flash because there is no valid backup bootloader image.
kStatus_ReliableUpdateSwapIndicatorA ddressInvalid	10607	Cannot swap flash because provided swap indicator is invalid.

# Chapter 13 Appendix B: GetProperty and SetProperty commands

Properties are the defined units of data that can be accessed with the GetProperty or SetProperty commands. Properties may be read-only or read-write. All read-write properties are 32-bit integers, so that they can easily be carried in a command parameter. Not all properties are available on all platforms. If a property is not available, GetProperty and SetProperty return kStatus\_UnknownProperty.

The tag values shown in the table below are used with the GetProperty and SetProperty commands to query information about the bootloader.

Table 67. Tag values GetProperty and SetProperty

Name	Writable	Tag value	Size	Description
CurrentVersion	no	0x01	4	The current bootloader version.
AvailablePeripherals	no	0x02	4	The set of peripherals supported on this chip.
FlashStartAddress	no	0x03	4	Start address of program flash.
FlashSizeInBytes	no	0x04	4	Program flash size in bytes.
FlashSectorSize	no	0x05	4	The size of one sector of program flash in bytes. This is the minimum erase size.
FlashBlockCount	no	0x06	4	Number of blocks in the flash array.
AvailableCommands	no	0x07	4	The set of commands supported by the bootloader.
CRCCheckStatus	no	0x08	4	The status of the application CRC check.
Reserved	n/a	0x09	n/a	
VerifyWrites	yes	0x0a	4	Controls whether the bootloader verifies writes to flash. The VerifyWrites feature is enabled by default.  0 - No verification is done.  1 - Enable verification.
MaxPacketSize	no	0x0b	4	Maximum supported packet size for

Table continues on the next page...

User's Guide 104 / 108

Table 67. Tag values GetProperty and SetProperty (continued)

Name	Writable	Tag value	Size	Description
				the currently active peripheral interface.
ReservedRegions	no	0x0c	n	List of memory regions reserved by the bootloader. Returned as value pairs ( <start-address-of-region>,<end-address-of-region>).</end-address-of-region></start-address-of-region>
				If HasDataPhase flag is not set, then the Response packet parameter count indicates number of pairs.
				If HasDataPhase flag is set, then the second parameter is the number of bytes in the data phase.
RAMStartAddress	no	0x0e	4	Start address of RAM.
RAMSizeInBytes	no	0x0f	4	RAM size in bytes.
SystemDeviceId	no	0x10	4	Value of the Kinetis System Device Identification register.
FlashSecurityState	no	0x11	4	Indicates whether Flash security is enabled.  0 - Flash security is disabled.  1 - Flash security is enabled.
UniqueDeviceId	no	0x12	n	Unique device identification. This value is the concatenation of the Kinetis Unique Identification registers. For details, see the Unique Identification registers located in the SIM module.

Table continues on the next page...

Table 67. Tag values GetProperty and SetProperty (continued)

Name	Writable	Tag value	Size	Description
FlashFacSupport	no	0x13	4	FAC (Flash Access Control) support flag
				0 - FAC not supported 1 - FAC supported
FlashAccessSegmentS ize	no	0x14	4	The size of 1 segment of flash in bytes.
FlashAccessSegmentC ount	no	0x15	4	FAC segment count (The count of flash access segments within the flash model.)
FlashReadMargin	yes	0x16	4	The margin level setting for flash erase and program verify commands.  0=Normal  1=User  2=Factory
TargetVersion	no	0x18	4	Target build version number.
ExternalMemoryAttribut es	no	0x19	24	List of attributes supported by the specified memory Id (0=Internal Flash, 1=QuadSpi0). See description for the return value in the section ExternalMemoryAttributes Property.
ReliableUpdateStatus	-	0x1a	4	Result of last Reliable Update operation. See Table 12-2.

# Chapter 14 Revision History

This table shows the revision history of the document.

Table 68. Revision history

Revision number	Date	Substantive changes
0	04/2016	Kinetis Bootloader v2.0.0 release
1	05/2018	MCU Bootloader v2.5.0 release
2	09/2018	MCU Bootloader v2.6.0 release
3	11/2018	MCU Bootloader v2.7.0 release
4	28 December 2020	MCU Bootloader v2.7.1 release
5	01 June 2021	Updated for MCUXSDK 2.10.0 Release 14

How To Reach Us

Home Page:

nxp.com

Web Support:

nxp.com/support

Information in this document is provided solely to enable system and software implementers to use NXP products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document. NXP reserves the right to make changes without further notice to any products herein.

NXP makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does NXP assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in NXP data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. NXP does not convey any license under its patent rights nor the rights of others. NXP sells products pursuant to standard terms and conditions of sale, which can be found at the following address: nxp.com/SalesTermsandConditions.

**Right to make changes** - NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Security — Customer understands that all NXP products may be subject to unidentified or documented vulnerabilities. Customer is responsible for the design and operation of its applications and products throughout their lifecycles to reduce the effect of these vulnerabilities on customer's applications and products. Customer's responsibility also extends to other open and/or proprietary technologies supported by NXP products for use in customer's applications. NXP accepts no liability for any vulnerability. Customer should regularly check security updates from NXP and follow up appropriately. Customer shall select products with security features that best meet rules, regulations, and standards of the intended application and make the ultimate design decisions regarding its products and is solely responsible for compliance with all legal, regulatory, and security related requirements concerning its products, regardless of any information or support that may be provided by NXP. NXP has a Product Security Incident Response Team (PSIRT) (reachable at PSIRT@nxp.com) that manages the investigation, reporting, and solution release to security vulnerabilities of NXP products.

NXP, the NXP logo, NXP SECURE CONNECTIONS FOR A SMARTER WORLD, COOLFLUX,EMBRACE, GREENCHIP, HITAG, ICODE, JCOP, LIFE, VIBES, MIFARE, MIFARE CLASSIC, MIFARE DESFire, MIFARE PLUS, MIFARE FLEX, MANTIS, MIFARE ULTRALIGHT, MIFARE4MOBILE, MIGLO, NTAG, ROADLINK, SMARTLX, SMARTMX, STARPLUG, TOPFET, TRENCHMOS, UCODE, Freescale, the Freescale logo, AltiVec, CodeWarrior, ColdFire, ColdFire+, the Energy Efficient Solutions logo, Kinetis, Layerscape, MagniV, mobileGT, PEG, PowerQUICC, Processor Expert, QorlQ, QorlQ Qonverge, SafeAssure, the SafeAssure logo, StarCore, Symphony, VortiQa, Vybrid, Airfast, BeeKit, BeeStack, CoreNet, Flexis, MXC, Platform in a Package, QUICC Engine, Tower, TurboLink, EdgeScale, EdgeLock, elQ, and Immersive3D are trademarks of NXP B.V. All other product or service names are the property of their respective owners. AMBA, Arm, Arm7, Arm7TDMI, Arm9, Arm11, Artisan, big.LITTLE, Cordio, CoreLink, CoreSight, Cortex, DesignStart, DynamlQ, Jazelle, Keil, Mali, Mbed, Mbed Enabled, NEON, POP, RealView, SecurCore, Socrates, Thumb, TrustZone, ULINK, ULINK2, ULINK-ME, ULINK-PLUS, ULINKFPO, µVision, Versatile are trademarks or registered trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere. The related technology may be protected by any or all of patents, copyrights, designs and trade secrets. All rights reserved. Oracle and Java are registered trademarks of Oracle and/or its affiliates. The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org.

© NXP B.V. 2016-2020.

All rights reserved.

For more information, please visit: http://www.nxp.com
For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 01 June 2021
Document identifier: MCUBOOTRM

