## Zheng Yu

## zheng.yu@northwestern.edu | Homepage

## **EDUCATION**

Northwestern University	Evanston, IL
Ph.D. Student, Computer Science Department, Advised by Xinyu Xing	Sep 2022 - Present
• Research Interests: AI Security, Software Security	
<ul> <li>Focused on improving the security of software and AI systems.</li> </ul>	
Shanghai Jiao Tong University	Shanghai, China
Bachelor of Computer Science, Member of ACM Class	$Sep\ 2018$ - $June\ 2022$
Yali High School	Hunan, China
High School Student, focused on Algorithmic Competition	Sep 2015 - June 2018
Experience	
Teaching Assistant	Sep 2024 – Dec 2024
Introduction of Computer Security (COMP_SCI 350), Northwestern University	
Project Mentor	Apr 2022 - Oct 2022
Summer of Code 2022, Google	
Security Engineer	June $2021 - May 2022$
$JD.com,\ Inc.$	
Research Assistant	${\rm Feb~2021-April~2021}$
RITAS Lab, Southern University of Science and Technology	Advised by: Yinqian Zhang
Research Assistant	July 2020 – June 2022
SAIL Lab, Shanghai Jiao Tong University	Advised by: Chao Li
Website Operation	Sep 2019 - Sep 2021
Network & Information Center, Shanghai Jiao Tong University	-
Teaching Assistant	June $2019 - Sep 2019$
Programming Design Course (CS151), Shanghai Jiao Tong University	-

## PUBLICATION

- PatchAgent: A Practical Program Repair Agent Mimicking Human Expertise **Zheng Yu**; Ziyi Guo; Yuhang Wu; Jiahao Yu; Meng Xu; Dongliang Mu; Yan Chen; Xinyu Xing (USENIX Security 2025)
- ShadowBound: Efficient Heap Memory Protection Through Advanced Metadata Management and Customized Compiler Optimization **Zheng Yu**; Ganxiang Yang; Xinyu Xing (USENIX Security 2024)
- LLM-Fuzzer: Scaling Assessment of Large Language Model Jailbreaks *Jiahao Yu; Xinwei Lin; Zheng Yu; Xinyu Xing* (USENIX Security 2024)
- CAMP: Compiler and Allocator-based Heap Memory Protection Zhenpeng Lin; **Zheng Yu**; Ziyi Guo; Simone Campanoni; Peter Dinda; Xinyu Xinq (USENIX Security 2024)
- FIRST: Exploiting the Multi-Dimensional Attributes of Functions for Power-Aware Serverless Computing Lu Zhang; Chao Li; Xinkai Wang; Weiqi Feng; Zheng Yu; Quan Chen; Jingwen Leng; Minyi Guo; Pu Yang; Shang Yue (IPDPS 2023)
- Reversing MCU with Firmware Emulation **Zheng Yu**; KAI JERN LAU; MuChen Su; Anh Quynh NGUYEN (BlackHat Europe 2022)

Honors & Awards	
Advanced Final Competition at AICC 42-b3yond-6ug	Northwestern University 2024
5th at Defcon 23 CTF Finals StrawHat Team	DEFCON 2023
7th at Defcon 22 CTF Finals StrawHat Team	DEFCON 2022
Outstanding Graduates Outstanding Graduate of Shanghai Jiaotong University	SJTU 2022
Zhiyuan Honor Scholarship Top 2% in SJTU	SJTU 2018, 2019, 2020, 2021
The 35th China National Olympiad in Informatics Silver Medal (top 100)	CCF 2017
Projects	
<ul> <li>PatchAgent   Security, Python</li> <li>Developed a program repair agent that mimics human expertise.</li> <li>Implemented a novel program repair algorithm based on large language models.</li> </ul>	$[\underline{ ext{Link}}]$
<ul> <li>ShadowBound   Security, C/C++</li> <li>Developed a novel heap memory protection mechanism based on advanced metadata not be implemented a customized compiler optimization to reduce runtime overhead.</li> </ul>	$[\underline{\operatorname{Link}}]$ management.
<ul> <li>GPT-Fuzzer   AI, Python</li> <li>Developed a fuzzer for large language models</li> <li>Implemented a novel method to scale the assessment of language model jailbreaks.</li> </ul>	$[\underline{\mathrm{Link}}]$
<ul> <li>CAMP   Security, C/C++</li> <li>Developed a compiler and allocator-based heap memory protection mechanism.</li> <li>Implemented a novel compiler optimization to reduce runtime overhead.</li> </ul>	[ <u>Link</u> ]
<ul> <li>Qiling   MCU, Python</li> <li>Integrated an MCU emulation module, capable of emulating microcontrollers from thr</li> <li>Extended support for Cortex-M and RISC-V architectures.</li> </ul>	[ <u>Link</u> ] ree leading vendors.
<ul> <li>Pymx   Compiler, Python</li> <li>Developed Pymx, a Python3-based compiler for a Java-like language.</li> <li>Compiles source code into RV32IM assembly language.</li> </ul>	$[\underline{\mathrm{Link}}]$
<ul> <li>RV32-CPU   FPGA, Verilog</li> <li>Designed a RISC-V CPU with the Tomasulo algorithm implemented in Verilog HDL.</li> <li>Implemented features such as out-of-order execution, instruction cache, and load buffe</li> </ul>	[ <u>Link</u> ] er.
Academic Service	
Program Committee Member International Conference on Machine Learning (ICML)	2025
Program Committee Member International Conference on Learning Representations (ICLR)	2025
Artifact Committee Member Network and Distributed System Security (NDSS)	2025
Program Committee Member  The Association for the Advancement of Artificial Intelligence Undergraduate Consortium (	2025 (AAAI-UC)

Program Committee Member Artificial Intelligence and Statistics Conference (AISTATS)	2025
Program Committee Member Conference on Neural Information Processing Systems (NeurIPS)	2024
Journal Reviewer  IEEE Transactions on Dependable and Secure Computing (TDSC)	2024
Artifact Committee Member  USENIX Annual Technical Conference (ATC)	2024
Artifact Committee Member USENIX Symposium on Operating Systems Design and Implementation (OSDI)	2024
Artifact Committee Member International Symposium on Software Testing and Analysis (ISSTA)	2024
Artifact Committee Member  USENIX Security Symposium (USENIX Security)	2024, 2025
Artifact Committee Member  ACM SIGSAC Conference on Computer and Communications Security (CCS)	2023, 2024
Journal Reviewer  Peer J Computer Science Journal	2023, 2024
. ~	

TECHNICAL SKILLS

Languages: Chinese (Native), English (Fluent)

Programming Languages: C/C++, Python, Java, Javascript, Rust, Verilog

Frameworks: MySQL, Spark, Angr, Unicorn, IDA, Qiling, Ghidra

Developer Tools: Git, VSCode, Emacs, Docker, Vivado