Christopher Lall CSc 342/343 Comp Org – Professor Gertner ALU Lab Experiment Due 4/10/22

Table of Contents

Objective:	3
Code:	3
Simulation/ModelSim:	13
Conclusion:	19

Objective:

The goal of this lab is to use an Instruction Register (IR), a 3-Port RAM (which accesses registers Rs, Rt, and Rd as needed), an Immediate Register for I-Format Instructions, a Data Memory (1-Port RAM), an ADD/SUB unit with flags overflow, negative, and zero, and finally a Bitwise Operation Unit integrated within the former unit to implement 16 MIPS Instructions in VHDL. Students must evaluate the validity of their design using ModelSim waveform simulation and compare the VHDL executed version of the MIPS instruction to its MARS equivalent after creating these instructions.

Code:

```
library IEEE;
 2
        use IEEE.std_logic_1164.all;
 3
 4
      ⊟entity Lall_RD is
 5
            generic (Lall_datawidth: integer := 32);
 6
7
      Ė
            port (
                Lall_clock, Lall_write, Lall_read, Lall_enable: in std_logic;
Lall_content: in std_logic_vector(Lall_datawidth-1 downto 0);
Lall_result: out std_logic_vector(Lall_datawidth-1 downto 0));
 8
 9
10
       end Lall_RD;
11
12
      □architecture arch of Lall_RD is
13
14
            signal Lall_memory: std_logic_vector(Lall_datawidth-1 downto 0);
15
16
17
      ⊟
            begin
                P1: process(Lall_clock, Lall_write)
      ⊟
18
                begin
                     if(rising_edge(Lall_clock) and Lall_write = '1')
    then Lall_memory <= Lall_content;</pre>
19
20
      ᆸ
21
                     end if:
22
23
24
25
26
27
                end process P1;
                P2: process(Lall_read, Lall_enable, Lall_memory)
      Ė
                begin
                     if(Lall_read = '1' and Lall_enable = '1')
                     then Lall_result <= Lall_memory;
elsif(Lall_enable = '0')</pre>
      Ė
28
29
      I
                         then Lall_result <= (others => '0');
30
                     end if;
31
                end process P2;
32
        end arch;
```

Figure 1. RD register VHDL code

```
library IEEE;
use IEEE.std_logic_1164.all;
 2
 4
5
      ⊟entity Lall_RS is
            generic (Lall_datawidth: integer := 32);
 6
7
      ₿
            port
                Lall_clock, Lall_write, Lall_read, Lall_enable: in std_logic;
Lall_content: in std_logic_vector(Lall_datawidth-1 downto 0);
Lall_result: out std_logic_vector(Lall_datawidth-1 downto 0));
 8
 9
10
       end Lall_RS;
11
12
      □architecture arch of Lall_RS is
13
14
            signal Lall_memory: std_logic_vector(Lall_datawidth-1 downto 0);
15
16
      17
      P1: process(Lall_clock, Lall_write)
18
                begin
19
                    if(rising_edge(Lall_clock) and Lall_write = '1')
20
                        then Lall_memory <= Lall_content;
      21
22
23
                    end if;
                end process P1;
      ŀ
24
25
                P2: process(Lall_read, Lall_enable, Lall_memory)
                begin
26
                    if(Lall_read = '1' and Lall_enable = '1')
                    then Lall_result <= Lall_memory;
elsif(Lall_enable = '0')
27
      ڧ
                        if(Lall_enable = '0')
then Lall_result <= (others => '0');
28
29
      F
30
                    end if;
31
                end process P2;
32
        end arch;
```

Figure 2. RS register VHDL code

```
library IEEE;
 123
        use IEEE std_logic_1164.all;
 4
5
      ⊟entity Lall_RT is
            generic (Lall_datawidth: integer := 32);
 6
7
      莒
            port
                Lall_clock, Lall_write, Lall_read, Lall_enable: in std_logic;
Lall_content: in std_logic_vector(Lall_datawidth-1 downto 0);
 8
9
                Lall_result: out std_logic_vector(Lall_datawidth-1 downto 0));
10
       end Lall_RT;
11
      □architecture arch of Lall_RT is
12
13
14
            signal Lall_memory: std_logic_vector(Lall_datawidth-1 downto 0);
15
16
      begin
                P1: process(Lall_clock, Lall_write)
17
      ⊟
18
                begin
                    if(rising_edge(Lall_clock) and Lall_write = '1')
   then Lall_memory <= Lall_content;</pre>
19
20
      ᆸ
21
22
                    end if;
                end process P1;
23
24
25
26
27
28
29
                P2: process(Lall_read, Lall_enable, Lall_memory)
      Ė
                begin
                    if(Lall_read = '1' and Lall_enable = '1')
    then Lall_result <= Lall_memory;
elsif(Lall_enable = '0')</pre>
      ᆸ
      F
                        then Lall_result <= (others => '0');
30
                    end if;
                end process P2;
31
32
        end arch;
```

Figure 3. RT register VHDL code

Those are the three register files we had to create that IR register accesses based on the instructions.

They are all 32-bit registers where RS and RT are used to store the two data values and RD writes the output signal once the arithmetic logic is complete.

Figure 4. ADD/SUB VHDL code

When the opcode is 0 or 1 representing add and sub, we use the N-bit add/sub-component that we constructed in the previous experiments to perform adder/subtraction with overflow and negative flags.

```
library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.std_logic_signed.all;
use IEEE.numeric_std.all;
                     ⊟entity Lall_ALU is
                                          generic(N: integer := 32);
port(_
      8
                                                       rt(
Lall_clk: in std_logic;
Lall_RS_i, Lall_MDR_i: in std_logic_vector (N-1 downto 0); --32 bit register inputs
Lall_RS_i, Lall_RT_i, Lall_MDR_i: in std_logic_vector (N-1 downto 0); --16 bit immediate
Lall_op: in std_logic_vector(3 downto 0); --0 peration Code
Lall_RD_i: out std_logic_vector (N-1 downto 0); --32 bit register output
Lall_RD_out: out std_logic_vector (N-1 downto 0); --32 bit register output --TODO: HAVE RD OUTPUT
Lall_Z: out std_logic := '0'; --Zero flag
Lall_N: out std_logic := '0'; --Negative flag
Lall_O: out std_logic := '0'; --Overflow flag
Lall_All_U: out std_logic := '0'; --Overflow flag
  10
  11
  12
  13
 14
15
  16
  17
  18
19
                            end Lall ALU:
  20
21
                       □architecture arch of Lall_ALU is
                                            signal cout, z_temp0, n_temp0, o_temp0, z_temp1, n_temp1, o_temp1, z_temp2, n_temp2, o_temp2, z_temp3, n_temp3, o_temp3,
                                           z_temp4, n_temp4, o_temp4, o_temp5, n_temp5, o_temp5, z_temp6, n_temp6, n_t
  22
23
  24
25
  26
27
                                            component Lall_RD is
                      Ė
  28
29
30
31
                                                          generic (Lall_datawidth: integer := 32);
                       rt (
Lall_clock, Lall_write, Lall_read, Lall_enable: in std_logic;
Lall_content: in std_logic_vector(Lall_datawidth-1 downto 0);
Lall_result: out std_logic_vector(Lall_datawidth-1 downto 0));
  32
33
34
35
                      component Lall_RT is
 36
37
38
39
                                                          generic (Lall_datawidth: integer := 32);
                                                         port (
   Lall_clock, Lall_write, Lall_read, Lall_enable: in std_logic;
   Lall_content: in std_logic_vector(Lall_datawidth-1 downto 0);
   Lall_result: out std_logic_vector(Lall_datawidth-1 downto 0));
  40
41
                                            end component:
```

Figure 5. ALU VHDL code part 1

Figure 6. ALU VHDL code part 2

```
component Lall_NBit_AddSub is
  generic(n: integer := 32);
  port( Lall_a, Lall_b: in std_logic_vector(n-1 downto 0);
    Lall_sum: out std_logic_vector(n-1 downto 0);
    Lall_cin: in std_logic;
    Lall_op: in std_logic;
    Lall_cout, Lall_o, Lall_N, Lall_Z: out std_logic);
end component;
80
81
82
83
84
85
86
87
88
89
90
91
92
93
30
94
95
96
97
98
100
101
102
103
104
105
110
111
112
1112
1114
1115
1116
1117
1118
1119
1118
                                                    component Lall_bitwise_op is
  generic(N: integer := 32);
  port(
    Lall_IO, Lall_II, Lall_ext: in std_logic_vector (N-1 downto 0);
    Lall_mm: in std_logic_vector (15 downto 0);
    Lall_op: in std_logic_vector (3 downto 0);
    Lall_o: out std_logic_vector (N-1 downto 0);
    Lall_Z: out std_logic := '0';
    Lall_N: out std_logic := '0';
    Lall_o: out std_logic := '0';
end component;
                              ė
                                                      begin
                                                                   gin

- Registers

RD: Lall_RD generic map (Lall_datawidth => 32) port map (Lall_clk, '1', '1', '1', RD_i, Lall_RD_i);

RS: Lall_RS generic map (Lall_datawidth => 32) port map (Lall_clk, '1', '1', '1', Lall_RS_i, RS_o);

RT: Lall_RT generic map (Lall_datawidth => 32) port map (Lall_clk, '1', '1', '1', Lall_RT_i, RT_o);

imm: Lall_IMM16 generic map (Lall_imm_size => 16) port map (Lall_clk, '1', '1', '1', Lall_imm, imm_o);

ext: Lall_Sign_Extend port map (Lall_imm, ext_o);

MAR: Lall_MAR generic map (Lall_datawidth => 32) port map (Lall_clk, '1', '1', '1', RS_o, ext_o, MAR_o);

MDR: Lall_MDR generic map (Lall_datawidth => 32) port map (Lall_clk, '1', '1', '1', Lall_MDR_i, MDR_o);
                                                                     -- Operations add: Lall_NBit_AddSub generic map (n => 32) port map (RS_o, RT_o, temp0, '0', '0', cout, o_temp0, n_temp0, z_temp0); addi: Lall_NBit_AddSub generic map (n => 32) port map (RS_o, ext_o, temp1, '0', '0', cout, o_temp1, n_temp1, z_temp1); addiu: Lall_NBit_AddSub generic map (n => 32) port map (RS_o, ext_o, temp2, '0', '0', cout, o_temp2, n_temp2, z_temp2); addu: Lall_NBit_AddSub generic map (n => 32) port map (RS_o, RT_o, temp3, '0', '0', cout, o_temp3, n_temp3, z_temp3); sub: Lall_NBit_AddSub generic map (n => 32) port map (RS_o, RT_o, temp4, '0', '1', cout, o_temp4, n_temp4, z_temp4); sub: Lall_NBit_AddSub generic map (n => 32) port map (RS_o, RT_o, temp4, '0', '1', cout, o_temp4, n_temp4, z_temp5); bit_op: Lall_NBit_AddSub generic map (n => 32) port map (RS_o, RT_o, temp5, '0', '1', cout, o_temp5, n_temp5, z_temp5); bit_op: Lall_bitwise_op generic map (N => 32) port map (RS_o, RT_o, ext_o, imm_o, Lall_op, temp6, z_temp6, n_temp6, o_c
                                                                                                                                                                                                                                                                                 Figure 7. ALU VHDL code part 3
                                                                                                                                                                                                                                                                                                       120
                                                                        -- Assign results
  121
                              P1: process(temp0, temp1, temp2, temp3, temp4, temp5, temp6)
  123
                                                                                                gin
    case Lall_op is
    when "0000"=> Lall_RD_out <= temp0; Lall_O <= o_temp0; Lall_N <= n_temp0; Lall_Z <= z_temp0;
    when "0001"=> RT_out <= temp1; Lall_O <= o_temp1; Lall_N <= n_temp1; Lall_Z <= z_temp1;
    when "0010"=> RT_out <= temp2; Lall_O <= '0'; Lall_N <= n_temp2; Lall_Z <= z_temp2;
    when "0011"=> Lall_RD_out <= temp3; Lall_O <= '0'; Lall_N <= n_temp3; Lall_Z <= z_temp3;
    when "0100"=> Lall_RD_out <= temp4; Lall_O <= o_temp4; Lall_N <= n_temp4; Lall_Z <= z_temp4;
    when "0101"=> Lall_RD_out <= temp5; Lall_O <= '0'; Lall_N <= n_temp5; Lall_Z <= z_temp5;
    when "0110" | "1000" | "1001" | "1011" | "1100" | "1101" => Lall_RD_out <= temp6; Lall_O <= o_temp6; Lall_N <= n_temp6
    when "0111" | "1010" => RT_out <= temp6; Lall_O <= o_temp6; Lall_N <= n_temp6; Lall_Z <= z_temp6;
    when "1110" => RT_out <= MAR_O;
    when "1111" => RT_out <= MDR_O;
    when others => Lall_RD_out <= x"00000000";
end case;</pre>
                                                                                       begin
  124
 125
126
  127
  128
  129
  130
  131
  132
  133
  134
  135
  136
```

Figure 8. ALU VHDL code part 4

The ALU file operates as a control unit, redirecting to other components based on the opcode to accomplish the logic operation. It redirects to the n-bit adder sub if the opcode is 0 or 1.

end process;

137 138

139

Lend arch;

Figure 9. Bitwise op VHDL code

This component is called when OPCODE points to a bitwise operation, and it, along with the sign extender, conducts bitwise operations for two 32-bit values.

```
library IEEE;
use IEEE.std_logic_1164.all;
 1
 2
 3
      use IEEE.numeric_std.all;
 4
    □entity Lall_Sign_Extend is
          port( Lall_I: in std_logic_vector(15 downto 0);
 6
    Lall_Q: out std_logic_vector(31 downto 0));
     end Lall_Sign_Extend;
 8
 9
10
    □architecture arch of Lall_Sign_Extend is
11
          signal extended: std_logic_vector(31 downto 0);
12
13
    Lall_Q <= std_logic_vector(resize(signed(Lall_I), extended'length));</pre>
14
15
      end arch;
```

Figure 10. Sign Extender VHDL code

When we have a 32-bit value and a 16-bit IMM value, we use a sign extender to make the 16-bit value 32 bits by adding 0s to the tail of the 16-bit value. This allows us to complete the logic with two 32-bit values rather than one 32-bit and one 16-bit integer.

```
library IEEE;
use IEEE.std_logic_1164.all;
 3
     ⊟entity Lall_IMM16 is
 4
5
6
7
8
9
          generic (Lall_imm_size: integer := 16);
     Ė
          port (
             Lall_clock, Lall_write, Lall_read, Lall_enable: in std_logic;
             Lall_in: in std_logic_vector(Lall_imm_size-1 downto 0);
             Lall_out: out std_logic_vector(Lall_imm_size-1 downto 0));
10
      end Lall_IMM16;
11
12
     □architecture arch of Lall_IMM16 is
13
14
          signal Lall_memory: std_logic_vector(Lall_imm_size-1 downto 0);
15
16
17
     ⊟
          begin
             P1: process(Lall_clock, Lall_write)
     18
             begin
19
20
21
                if(rising_edge(Lall_clock) and Lall_write = '1')
                   then Lall_memory <= Lall_in;
     ▤
                end if;
22
             end process P1;
23
     Ė
24
25
             P2: process(Lall_read, Lall_enable, Lall_memory)
             begin
26
                if(Lall_read = '1' and Lall_enable = '1')
27
                   then Lall_out <= Lall_memory;
     ፅ
     F
28
29
30
                elsif(Lall_enable = '0')
                   then Lall_out <= (others => '0');
                end if;
31
             end process P2;
32
       end arch;
```

Figure 11. IMM16 VHDL code

This 16-bit immediate register that helps us perform the immediate operations with the help of sign extenders which turns the 16-bit to 32- bits.

```
library IEEE;
use IEEE.std_logic_1164.all;
       use IEEE.STD_LOGIC_SIGNED.ALL;
 4
       use IEEE.numeric_std.ALL;
 5
 6
7
     □entity Lall_MAR is
           generic (Lall_datawidth: integer := 32);
 8
     Ė
           port (
               Lall_clock, Lall_write, Lall_read, Lall_enable: in std_logic;
 9
10
               Lall_content: in std_logic_vector(Lall_datawidth-1 downto 0);
              Lall_ext: in std_logic_vector(Lall_datawidth-1 downto 0);
Lall_result: out std_logic_vector(Lall_datawidth-1 downto 0));
11
12
13
       end Lall_MAR;
14
15
     □architecture arch of Lall_MAR is
16
17
           signal Lall_memory: std_logic_vector(Lall_datawidth-1 downto 0);
18
19
     begin
20
21
     ⊟
               P1: process(Lall_clock, Lall_write)
               begin
22
23
24
                   if(rising_edge(Lall_clock) and Lall_write = '1')
                      then Lall_memory <= Lall_content + Lall_ext;
     end if;
25
               end process P1;
26
27
     Ē
               P2: process(Lall_read, Lall_enable, Lall_memory)
28
29
30
               begin
                  if(Lall_read = '1' and Lall_enable = '1')
    then Lall_result <= Lall_memory;
elsif(Lall_enable = '0')</pre>
     31
32
                      then Lall_result <= (others => '0');
33
                  end if;
34
               end process P2;
35
       end arch;
```

Figure 12. MAR VHDL code

```
library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.STD_LOGIC_SIGNED.ALL;
 3
 4
      use IEEE.numeric_std.ALL;
 5
 6
7
     ⊟entity Lall_MDR is
          generic (Lall_datawidth: integer := 32);
 8
     Ė
          port (
 9
             Lall_clock, Lall_write, Lall_read, Lall_enable: in std_logic;
10
             Lall_content: in std_logic_vector(Lall_datawidth-1 downto 0);
11
             Lall_result: out std_logic_vector(Lall_datawidth-1 downto 0));
12
      end Lall_MDR;
13
14
     □architecture arch of Lall_MDR is
15
          signal Lall_memory: std_logic_vector(Lall_datawidth-1 downto 0);
16
17
18
     P1: process(Lall_clock, Lall_write)
19
     20
             begin
21
22
23
24
                 if(rising_edge(Lall_clock) and Lall_write = '1')
                    then Lall_memory <= Lall_content;
     Ė
                 end if:
             end process P1;
     F
25
26
27
             P2: process(Lall_read, Lall_enable, Lall_memory)
             begin
                if(Lall_read = '1' and Lall_enable = '1')
28
29
     then Lall_result <= Lall_memory;
                elsif(Lall_enable = '0')
30
31
                    then Lall_result <= (others => '0');
                end if;
32
33
             end process P2;
34
       end arch;
```

Figure 13. MDR VHDL code

Simulation/ModelSim:




Figure 14. ADD waveform neg and overflow modelsim.




Figure 15. Add underflow waveform modelsim




Figure 16. ADD with IMM ModelSim waveform




Figure 17. ADDIU IMM modelsim waveform




Figure 18. Subtraction of ALU modelsim waveform




Figure 19. SUBU modelsim waveform




Figure 20. AND modelsim waveform




Figure 21. NOR modelsim waveform



Figure 22. OR modelsim waveform




Figure 23. ADDI modelsim waveform




Figure 24. ORI modelsim waveform




Figure 25. SLL modelsim waveform




Figure 26. SRL modelsim waveform



Figure 27. SRA modelsim waveform




Figure 28. SW modelsim waveform




Figure 29. LW modelsim waveform

Conclusion:

We learned how to design an ALU unit capable of simulating the behavior of 16 MIPS instructions in both R-Format and I-Format formats. We learned how to create a data memory unit and how to utilize it to do operations like store and load words. We learnt how to configure and use access registers RS, RT, and RD for these instructions. Finally, we learned how arithmetic/logic operations are conducted among register values and how these values compare to the MIPS operations when these components are combined.