CSC 342/343, Spring 2022

FINAL Lab Project: Single Cycle CPU-LITE

Instructor: Professor Izidor Gertner Due date: By 10:00 PM May 22, 2022

What to submit: Detailed report, 2 min video presentation, Quartus project files

in QAR format, and README file.

Note: All files you submit MUST have your LAST NAME AS A PREFIX.

Objective:

The ultimate objective of this final project is to write a program to compute sum of integers using instructions and CPU you have created.

Design single cycle CPU based on the MIPS instruction set architecture, as it was described in the class and also described in the textbook. The instructions that you need to implement are MIPS machine instructions listed in the table below

add	addi	addiu	addu	sub	subu	and	andi	nor	ori	sll	srl	sra	sw	lw	beq	bne	j
																	ı

Design and implement in VHDL CPU controller that generates control signals to determine the data path for each instruction.

HOW to TEST:

- Input machine instructions you want to execute into Instruction Memory block you have designed.
- Input data you intend to process into Data Memory block you have designed.
- Load the address of the first instruction to PC-Program Counter register.
- Start executing the code by fetching the first instruction to instruction register-IR, and then continue step by step.
- Demonstrate the correctness of your program execution using waveforms in simulation, and by comparing to MIPS program on MARS simulator.

Instructor: Professor Izidor Gertner Due date: By 10:00 PM May 22, 2022

What to submit: Detailed report, 2 \min video presentation, Quartus project files


in QAR format, and README file.

Note: All files you submit MUST have your LAST NAME AS A PREFIX.

1. Perform the ultimate test of your design by inputting integers $x_{1,}x_{2,}x_{3,}x_{4,}x_{5,}$ into DATA Memory, and computing the following expression

$$Z = \sum_{k=1}^{5} X_k$$






Instructor: Professor Izidor Gertner Due date: By 10:00 PM May 22, 2022

What to submit: Detailed report, 2 min video presentation, Quartus project files

in QAR format, and README file.

Note: All files you submit MUST have your LAST NAME AS A PREFIX.

Visualization of CPU Controller Operation



Components you will need:

- 1 Data Memory: Memory size 64 bytes, data word size 32 bits.
- 2 Instruction Memory: Memory size 128 bytes, instruction size 32 bits.
- 3 Register file dual ported for two reads and one additional write: 32 registers, register size 32 bits.
- 4 PC Register: 32 bit register to store instruction address.
- 5 IR Register; 32 bit register to store instruction during execution.
- 6 ALU, 32 bit operands
- 7 2 adders for Next Address Logic unit
- 8 2: 1 Multiplexers, with 32 bit input, and output wires
- 9 16 to 32 bit extender

Note: Please use your drawings in the report.

Instructor: Professor Izidor Gertner Due date: By 10:00 PM May 22, 2022

What to submit: Detailed report, 2 min video presentation, Quartus project files

in QAR format, and README file.

Note: All files you submit MUST have your LAST NAME AS A PREFIX.

APPENDIX

Not REQUIRED

Example of VHDL code for 3 ported Register File

YOU HAVE DESIGNED 3 PORTED REGISTER FILE USING LPM MODULES.

YOU CAN LOOK INTO EXAMPLE VHDL CODE for

3 PORTED register file as an example (Note: this code is from the WEB and may not work!!):

Instructor: Professor Izidor Gertner Due date: By 10:00 PM May 22, 2022

What to submit: Detailed report, 2 min video presentation, Quartus project files in OAR format, and README file.

Note: All files you submit MUST have your LAST NAME AS A PREFIX.

```
SIGNAL sub_wire0 : STD_LOGIC_VECTOR (31 DOWNTO 0);
SIGNAL sub_wire1 : STD_LOGIC_VECTOR (31 DOWNTO 0);
       COMPONENT alt3pram
       GENERIC (
              indata_aclr : STRING;
indata_reg : STRING;
              intended device family
                                                        : STRING;
              lpm_type : STRING;
             ipm_type
outdata_aclr_a
outdata_aclr_b
outdata_reg_a
outdata_reg_b
rdaddress_aclr_a
rdaddress_reg_a
rdaddress_reg_a
rdaddress_reg_b
rdaddress_reg_b
rdaddress_reg_b
rdcontrol_aclr_a
rdcontrol_aclr_b
rdcontrol_aclr_b
rdcontrol_aclr_b
rdcontrol_aclr_b
rdcontrol_aclr_b
reg_a
rdcontrol_aclr_b
reg_a
reg_a
rdcontrol_aclr_b
reg_a
              STRING; rdcontrol reg a
              STRING; rdcontrol_reg_b
              STRING; width : NATURAL;
              widthad : NATURAL;
             write_aclr : STRING;
write_reg : STRING
); PORT (
qa : OUT STD LOGIC VECTOR (31 DOWNTO 0);
outclock : IN STD LOGIC ;
qb : OUT STD LOGIC VECTOR (31 DOWNTO 0); wren : IN STD LOGIC;
inclock : IN STD LOGIC ;
                          : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
             rdaddress a : IN STD LOGIC VECTOR (4 DOWNTO 0); wraddress
             : IN STD LOGIC VECTOR (4 DOWNTO 0);
             rdaddress b : IN STD LOGIC VECTOR (4 DOWNTO 0)
END COMPONENT:
 BEGIN
       qa <= sub wire0(31 DOWNTO
       0); qb <= sub wire1(31
       DOWNTO ();
alt3pram component : alt3pram
```

Instructor: Professor Izidor Gertner Due date: By 10:00 PM May 22, 2022

What to submit: Detailed report, 2 min video presentation, Quartus project files in OAR format, and README file.

Note: All files you submit MUST have your LAST NAME AS A PREFIX.

```
GENERIC MAP (
    indata aclr => "OFF",
    indata reg => "INCLOCK",
    intended device family => "Stratix II", lpm type
    => "alt3pram",
    outdata aclr a => "OFF", outdata aclr b
    => "OFF", outdata reg a => "OUTCLOCK",
    outdata reg b => "OUTCLOCK",
    rdaddress aclr a => "OFF",
    rdaddress aclr b => "OFF",
    rdaddress reg a => "INCLOCK",
    rdaddress reg b => "INCLOCK",
    rdcontrol aclr a => "OFF",
    rdcontrol aclr b => "OFF",
    rdcontrol reg a => "UNREGISTERED",
    rdcontrol_reg_b => "UNREGISTERED",
    width => 32,
    widthad => 5, write aclr
    => "OFF", write_reg =>
    "INCLOCK"
PORT MAP (
    outclock => clock,
    wren => wren, inclock
    => clock, data =>
    data,
    rdaddress a => rdaddress a,
    wraddress => wraddress,
    rdaddress b => rdaddress b, qa
    => sub wire0,
    qb => sub wire1
);
END SYN;
```


REMARK: MAKE SURE that the file name is *ram3port* (the same as entity). Create a symbol for your use.

Instructor: Professor Izidor Gertner Due date: By 10:00 PM May 22, 2022

What to submit: Detailed report, 2 min video presentation, Quartus project files

in QAR format, and README file.

Note: All files you submit MUST have your LAST NAME AS A PREFIX.



END REGISTER FILE EXAMPLE