Christopher Lall
CSc 342/343 – Professor Gertner
Single Cycle CPU lab
Due 5/22/2022

Table of Contents

C	ojective:	3
Co	ode:	4
31	ock Diagram & Simulation:	22
	Adder:	23
	2:1 Mux:	23
	Program counter:	24
	5bit Mux:	24
	Next Address Logic:	25
	Instruction Register:	26
	Instruction Memory:	26
	Register File:	27
	Data Memory:	27
	ALU:	28
	Sign Extender:	29
	Overflow:	29
	CPU Controller:	29
	Single Cycle CPU:	30
	Component Package:	30
Single Cycle CPU:		31
	ADDI, ORI, ADDIU, NOR, LW Instructions:	31
	LW, ADD, ADU, SW Instructions:	32
	BEQ, BNE, J, SUB:	34
J	timate Test:	34
V	ips Summation:	36
٦,	onclusion:	. 37

Objective:

The goal of this lab is to create a Single Cycle CPU. It will get the sum of five int's using MIPS instructions. This is a MIPS processor with lower capabilities. All of the essential components for a MIPS CPU are coded using the VHDL language and Quartus prime. W used VHDL to program various MIPS instructions in MIPS ARMS which allowed us to manipulate instructions. It allows us to demonstrate how and what we have worked with in MIPS. In the upcoming sections, you will see vhdl code of our programs that help us as they are components we need to create the CPU. Through simulation and modules and components, Quartus Prime will help us create a design that allows us to check the input and output the sum.




Figure 1. Single Cycle CPU schematic

Code:

In this section I will only post the VHDL code. I will create another section to demonstrate simulation waveforms from MODELSIM. This code is in no particular order.

```
Tibrary IEEE;
 2
       use IEEE.STD_LOGIC_1164.all;
 3
       use IEEE.STD_LOGIC_signed.all;
 4
       use IEEE.NUMERIC_STD.all;
 5
 6
     □entity Lall_32bit_Adder is
           Port (Lall_in1 : in std_logic_vector (31 downto 0);
    Lall_in2 : in std_logic_vector (31 downto 0);
 7
     П
 8
 9
                  Lall_out : out std_logic_vector (31 downto 0)
10
                  );
       end Lall_32bit_Adder;
11
12
     □architecture arch of Lall_32bit_Adder is
13
14
     ⊟begin
15
           Lall_out <= Lall_in1 + Lall_in2;
16
       end arch;
```

Figure 2. VHDL code for adder

```
library IEEE;
 2
      use IEEE STD_LOGIC_1164 ALL;
 3
 4
    □entity Lall_32bit_MUX2to1 is
         Port (Lall_S
 5
                       : in STD_LOGIC;
    : in STD_LOGIC_VECTOR(31 downto 0);
 6
               Lall_A
 7
                         : in STD_LOGIC_VECTOR(31 downto 0);
               Lall_B
               Lall_Q
 8
                         : out STD_LOGIC_VECTOR(31 downto 0));
 9
      end Lall_32bit_MUX2to1;
10
11
    □architecture arch of Lall_32bit_MUX2to1 is
12
    ⊟begin
         Lall_Q <= Lall_A when (Lall_S = '0') else Lall_B;
13
14
      end arch:
```

Figure 3. VHDL code for 32bit 2:1 MUX

```
library IEEE;
 2
      use IEEE.std_logic_1164.all;
 3
     □entity Lall_Program_Counter is
 4
 5
         generic (N: integer := 32);
 6
     Ė
         port (
 7
             Lall_clk: in std_logic;
 8
            Lall_wren: in std_logic;
 9
            Lall_data: in std_logic_vector (N-1 downto 0);
10
            Lall_q: out std_logic_vector (N-1 downto 0)
11
      end Laĺĺ_Program_Counter;
12
13
14
     □architecture behavioral_reg of Lall_Program_Counter is
15
16
         signal storage: std_logic_vector (N-1 downto 0);
17
18
     ⊟begin
         P1: process (Lall_clk, Lall_wren)
19
     ⊟
20
         begin
21
             if(rising_edge(Lall_clk) and Lall_wren = '1')
22
                then storage <= Lall_data;
     Ė
23
             end if;
24
         end_process P1;
25
         Lall_q \le storage;
26
      end behavioral_reg;
```

Figure 4. VHDL code program counter.

```
library IEEE;
 1
 2
       use IEEE.STD_LOGIC_1164.ALL;
 3
 4
     □entity Lall_5bit_MUX2to1 is
 5
          Port (Lall_S
                            : in STD_LOGIC;
                            : in STD_LOGIC_VECTOR(4 downto 0);
: in STD_LOGIC_VECTOR(4 downto 0);
 6
                 Lall_A
                 Lall_B
 7
 8
                 Lall_Q
                            : out STD_LOGIC_VECTOR(4 downto 0));
 9
       end Lall_5bit_MUX2to1;
10
     □architecture arch of Lall_5bit_MUX2to1 is
11
12
     ⊟begin
          Lall_Q <= Lall_A when (Lall_S = '0') else Lall_B;
13
14
       end arch;
```

Figure 5. VHDL code 5bit 2:1 Mux

```
use ieee.std_logic_1164.all;
        □entity Lall_NEXT_ADDRESS_LOGIC is
                Port (Lall_inst_address: in std_logic_vector (31 downto 0);
    Lall_instruction: in std_logic_vector (31 downto 0);
    Lall_condition: in std_logic;
  5
6
7
  8
                          Lall_next_address: out std_logic_vector (31 downto 0)
10
          end Lall_Next_ADDRESS_LOGIC;
11
12
13
        □architecture arch of Lall_NEXT_ADDRESS_LOGIC is
                component Lall_32bit_MUX2to1
Port (Lall_S : in STD_LOGIC
                                          : in STD_LOGIC;
: in STD_LOGIC_VECTOR(31 downto 0);
: in STD_LOGIC_VECTOR(31 downto 0);
: out STD_LOGIC_VECTOR(31 downto 0));
14
        Lall_A
16
17
                          Lall_B
                          Lall_Q
18
                end component;
20
21
                component Lall_32bit_Adder
Port (Lall_in1 : in std_logic_vector (31 downto 0);
        Lall_in2 : in std_logic_vector (31 downto 0);
        22
23
24
25
26
27
28
                          Lall_out : out std_logic_vector (31 downto 0)
                end component;
                signal plus4: std_logic_vector (31 downto 0) := x"00000004";
signal cond0_out: std_logic_vector (31 downto 0);
signal cond1_out: std_logic_vector (31 downto 0);
29
30
                signal signextimm: std_logic_vector
31
32
33
34
35
                signextimm <= (13 downto 0 => Lall_instruction(15)) & Lall_instruction(15 downto 0) & "00";
36
37
                Adder1: Lall_32bit_Adder Port Map (plus4, Lall_inst_address, cond0_out);
Adder2: Lall_32bit_Adder Port Map (cond0_out, signextimm, cond1_out);
MUX21: Lall_32bit_MUX2to1 Port Map (Lall_condition, cond0_out, cond1_out, Lall_next_address);
38
39
           end arch:
```

Figure 6. VHDL code Next Address Logic

```
library IEEE;
 1
       use IEEE.std_logic_1164.all;
 2
 3
 4
     ⊟entity Lall_Instruction_Register is
 5
           generic (N: integer := 32);
 6
7
           port
     ⊟
              Lall_clk: in std_logic;
 8
              Lall_wren: in std_logic;
Lall_data: in std_logic_vector (N-1 downto 0);
 9
10
              Lall_q: out std_logic_vector (N-1 downto 0)
11
12
      end Lall_Instruction_Register;
13
14
     □architecture behavioral_reg of Lall_Instruction_Register is
15
16
           signal storage: std_logic_vector (N-1 downto 0);
17
18
     ⊟begin
19
20
           P1: process (Lall_clk, Lall_wren)
     ⊟
21
22
           begin
              if(rising_edge(Lall_clk) and Lall_wren = '1')
23
                  then storage <= Lall_data;
     ▤
24
              end if:
       end process P1;
Lall_q <= storage;
end behavioral_reg;|
25
26
27
```

Figure 7. VHDL code instruction register.

```
library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_signed.all;
 3
      use ieee.numeric_std.all;
 4
 5
 6
7
    □ entity Lall_Instruction_Memory is
         port (
    8
               Lall_address: in std_logic_vector (31 downto 0);
               Lall_q: out std_logic_vector (31 downto 0)
10
               );
      end Lall_Instruction_Memory;
11
12
13
    □architecture arch of Lall_Instruction_Memory is
14
         type mem is array(0 to 31) of std_logic_vector(31 downto 0);
15
         signal rd : integer range 0 to 31;
16
         signal Lall_IM: mem:= (
    ⊟
                      '100011000010100000000000000000000"
17
                     "100011000010100100000000000000001"
18
                     19
                     "100011000010101100000000000000011"
20
                     21
                     "0000001000010010111100000100001"
22
                     "0000001111010101000000000100001",
23
                     "0000001000001011100010000100001",
24
                     "0000001000101100100000100001",
25
                     "10101100001100100000000000000000",
26
                     others => x"F0000000");
27
28
29
    ⊟begin
30
         process(Lall_address)
    ⊟
31
         begin
32
            rd <= to_integer(unsigned(Lall_address(6 downto 2)));
         end_process;
33
34
         Lall_q <= Lall_IM(rd);
35
      end arch;
```

Figure 8. VHDL code Instruction memory

```
LIBRARY ieee;
         USE ieee std_logic_1164 ALL;
 2
 3
         use IEEE.STD_LOGIC_signed.all;
 4
         use IEEE.NUMERIC_STD.all;
 5
 6
7
       □ENTITY Lall_Register_File IS
              PORT (Lall_clock: IN
                                                std_logic;
 8
                       Lall_busW: IN
                                                std_logic_vector (31 DOWNTO 0);
                      Lall_Rw: IN std_logic_vector(4 downto 0);
Lall_Ra: IN std_logic_vector(4 downto 0);
Lall_Ra: IN std_logic_vector(4 downto 0);
Lall_Rb: IN std_logic_vector(4 downto 0);
Lall_RegWr: IN std_logic;
Lall_busA: OUT std_logic_vector(31 DOWNTO 0);
Lall_busB: OUT std_logic_vector(31 DOWNTO 0)
 9
10
11
12
13
14
15
                       );
16
         END Lall_Register_File;
17
18
       □ARCHITECTURE arch OF Lall_Register_File IS
19
              type mem is array(0 TO 31) of std_logic_vector(31 DOWNTO 0);
20
              signal ram_block : mem := (others => x"00000000");
21
              signal w,a,b : integer range 0 to 31;
22
23
       ⊟begin
              process (Lall_clock,Lall_RegWr, Lall_Rw,Lall_Ra, Lall_Rb)
24
25
              begin
26
                  w <= to_integer(unsigned(Lall_Rw));</pre>
27
                  a <= to_integer(unsigned(Lall_Ra));</pre>
28
                  b <= to_integer(unsigned(Lall_Rb));</pre>
                  if (rising_edge(Lall_clock)) THEN
  if (Lall_RegWr = '1') THEN
    ram_block(w) <= Lall_busw;</pre>
29
30
       31
32
                       end if;
33
                  end if;
             end process;
Lall_busA <= ram_block(a);
Lall_busB <= ram_block(b);</pre>
34
35
36
37
         end arch;
```

Figure 9. VHDL code register file.

```
library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_signed.all;
 2
 3
 4
        use ieee.numerič_std.ăll;
 5
 6
7
      □entity Lall_Data_Memory is
            port (
      ⊟
                   Lall_clk: in std_logic;
Lall_data: in std_logic_vector (31 downto 0);
Lall_address: in std_logic_vector (3 downto 0);
 8
 9
10
11
                   Lall_WrEn: in std_logic;
12
                   Lall_q: out std_logic_vector (31 downto 0)
13
14
       end Lall_Data_Memory;
15
      16
17
18
19
20
21
22
      |
| begin
23
24
25
            process (Lall_clk, Lall_WrEn, Lall_address)
      Θ
            begin
26
27
28
                address <= to_integer(unsigned(Lall_address));
                if (rising_edge(Lall_clk)) then
  if (Lall_WrEn = '1') then
    Lall_DM(address) <= Lall_data;</pre>
      Ė
      ⊟
29
30
                    end if:
31
                end if;
            end process;
Lall_q <= Lall_DM(address);</pre>
32
33
        end arch;
34
```

Figure 10. VHDL code data memory.

```
library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_signed.all;
   2
   ã
   4
                use ieee.numeric_std.all;
   5
   6
7
            ⊟entity Lall_ALU is
            Θ
                       port (
   8
                                        Lall_op: in std_logic_vector (3 downto 0);
                                       Lall_in1: in std_logic_vector (31 downto 0);
Lall_in2: in std_logic_vector (31 downto 0);
Lall_sa: in std_logic_vector (4 downto 0);
Lall_sa: out std_logic_vector (31 downto 0);
Lall_loron_tall_bings: out std_logic_vector
   9
10
11
12
                                       Lall_loreg, Lall_hireg: out std_logic_vector (31 downto 0);
Lall_equal: out std_logic;
13
14
15
                                        Lall_overflow: out std_logic
16
                end Lall_ÁĹU;
17
18
19
            □architecture arch of Lall_ALU is
20
                       signal equal: std_logic := '0';
signal op_result,div_q, div_r: std_logic_vector(31 downto 0);
signal lo_reg: std_logic_vector(31 downto 0) := x"00000000";
signal hi_reg: std_logic_vector(31 downto 0) := x"000000000";
21
22
23
24
25
                        signal in1_in2_res: std_logic_vector (2 downto 0);
26
27
            ⊟begin
28
29
                        process(Lall_op, Lall_in1, Lall_in2, op_result, lo_reg, hi_reg, Lall_sa)
            Θ
30
                        begin
                               31
            32
33
34
            Ė
            F
35
36
                                                                               end if;
37
                                        when "0010" => op_result <= Lall_in1 and Lall_in2;
38
                    when "0011" => op_result <= Lall_in1 nor Lall_in2;
when "0100" => op_result <= Lall_in1 or Lall_in2;
when "0101" => op_result <= std_logic_vector(shift_left(unsigned(Lall_in2), to_integer(unsigned(Lall_sa))));
when "0110" => op_result <= std_logic_vector(shift_right(unsigned(Lall_in2), to_integer(unsigned(Lall_sa))));
when "0111" => op_result <= std_logic_vector(shift_right(signed(Lall_in2), to_integer(unsigned(Lall_sa))));
when others => op_result <= x"00000000";
end case;
Lall_out <= op_result;
Lall_loreg <= lo_reg;
Lall_hireg <= lo_reg;
Lall_hireg <= hi_reg;
d process;</pre>
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
66
66
66
                end process;
Lall_equal <= equal when (Lall_op = "0001") else '0';</pre>
                in1_in2_res <= Lall_in1(31) & Lall_in2(31) & op_result(31);
flag: process (Lall_op, in1_in2_res)
begin</pre>
        ₽
                    gin case Lall_op is 
when "0000" => 
    if ((in1_in2_res = "001") or (in1_in2_res = "110")) 
        then Lall_overflow <= '1'; 
    else Lall_overflow <= '0'; 
    end if; 
when "0001" => 
    if ((in1_in2_res = "011") or (in1_in2_res = "100")) 
        then Lall_overflow <= '1'; 
    else Lall_overflow <= '0'; 
    end if; 
when others => Lall_overflow <= '0'; 
end case;
        自日十
        F
                     end case;
```

Figure 11. VHDL code ALU

```
1
2
        library ieee;
        use ieee.std_logic_1164.all;
 3
 4
5
6
7
      □entity Lall_Extender is
      port (
                   Lall_sel: in std_logic;
                   Lall_in : in std_logic_vector (15 downto 0);
 8
                   Lall_out: out std_logic_vector (31 downto 0)
 9
10
        end Lall_Extender;
11
      □architecture arch of Lall_Extender is
12
13
      ⊟begin
14
            process(Lall_sel, Lall_in)
      15
            begin
16
      白
                case Lall_sel is
                   when '0' => Lall_out <= (15 downto 0 => '0') & Lall_in;
when '1' => Lall_out <= (15 downto 0 => Lall_in(15)) & Lall_in;
when others => Lall_out <= x"000000000";
17
18
19
                end case;
20
            end process:
21
22
        end arch;
```

Figure 12. VHDL code extender.

```
library ieee;
       use ieee.std_logic_1164.all;
 3
       use ieee.std_logic_signed.all;
 4
       use ieee.numerič_std.āll;
 5
 6
     ⊟entity Lall_Overflow is
           port (Lall_op: in std_logic_vector (5 downto 0);
 7
 8
                  Lall_func: in std_logic_vector (5 downto 0);
Lall_in_vflag: in std_logic;
 9
10
                  Lall_Vflag: out std_logic
11
12
       end Lall_Overflow;
13
     □architecture arch of Lall_Overflow is
14
15
           process (Lall_op, Lall_func, Lall_in_vflag)
16
      17
     ╘
           begin
               case Lall_op is
when "000000" =>
18
19
20
21
                      if ((Lall_func = "100000") or (Lall_func = "100010")) then
      ᆸ
                      Lall_vflag <= Lall_in_vflag;
else Lall_vflag <= '0';
      H
22
23
24
                      end if;
                  when "001000" => Lall_vflag <= Lall_in_vflag;
when others => Lall_vflag <= '0';</pre>
25
26
               end case;
27
           end process;
       end arch;
28
```

Figure 13. VHDL code overflow

```
library ieee;
 2
        use ieee.std_logic_1164.all;
 3
        use ieee.std_logic_signed.all;
 4
        use ieee.numeric_std.all;
 5
 6
7
      ⊟entity Lall_CPU_Controller is
            port (
                    Lall_op: in std_logic_vector(5 downto 0);
Lall_func: in std_logic_vector(5 downto 0);
 8
 9
10
                    Lall_equal: in std_logic;
11
                    Lall_RegDst: out std_logic;
                    Lall_RegWr: out std_logic;
Lall_ALUctr: out std_logic_vector(3 downto 0);
12
13
                    Lall_MemWr: out std_logic;
14
15
                    Lall_MemToReg: out std_logic;
                    Lall_ALUSrc: out std_logic;
Lall_ExtOp: out std_logic;
16
17
18
                    Lall_PCSrc: out std_logic
19
                    ):
20
        end Lall_CPU_Controller;
21
22
      □architecture behavioral_cpuc of Lall_CPU_Controller is
23
24
            process(Lall_op, Lall_func, Lall_equal)
      25
            begin
26
      ▤
                case Lall_op is
                    when "000000" =>
27
28
      Ħ
                        case Lall_func is
                            when "100000" =>
29
                                Lall_RegDst <= '1';
Lall_RegWr <= '1';
Lall_ALUctr <= "0000";
30
31
32
                                Lall_MemWr <= '0';
Lall_MemToReg <= '0';
Lall_ALUSrc <= '0';
33
34
35
                                Lall_ExtOp <= 'X';
Lall_PCSrc <= '0';
36
37
38
                            when "100001" =>
```

Figure 14. VHDL code CPU controller pt 1

```
Lall_RegDst <= '1';
39
                              Lall_RegWr <= '1';
40
                              Lall_ALÚctr <= "0000";
41
                              Lall_MemWr <= '0';
Lall_MemToReg <= '0';
42
43
                              Lall_ALUSrc <= '0';
44
                              Lall_ExtOp <= 'X'
45
46
                              Lall_PCSrc \leftarrow '0'
                          when "100010" =>
47
                              Lall_RegDst <= '1';
48
                              Lall_RegWr \leftarrow '1';
49
                              Lall_ALÚctr <= "0001";
50
                              Lall_MemWr <= '0';
Lall_MemToReg <= '0';
51
52
                              Lall_ALUSrc \leq = '0';
53
                              Lall_ExtOp <= 'X'
54
55
                              Lall_PCSrc <= '0'
56
                          when "100011" =>
                              Lall_RegDst <= '1';
57
                              Lall_RegWr <= '1';
58
                              Lall_ALÚctr <= "0001";
59
                              Lall_MemWr <= '0';
Lall_MemToReg <= '0';
60
61
                              Lall_ALUSrc <= '0';
62
                              Lall_ExtOp <= 'X';
63
64
                              Lall_PCSrc <= '0';
                          when "100100" =>
65
                              Lall_RegDst <= '1';
66
                              Lall_RegWr <= '1';
67
                              La]]_ALŬctr <= "0010";
68
                              Lall_MemWr <= '0';
Lall_MemToReg <= '0';
69
70
                              Lall_ALUSrc <= \'0';
71
                              Lall_ExtOp <= 'X';
72
                          Lall_PCSrc <= '0'
when "100111" =>
73
74
75
                              Lall RedDst <= '1':
```

Figure 15. VHDL code CPU controller pt 2

```
Lall_RegWr <= '1';
 76
                           Lall_ALÚctr <= "0011";
 77
 78
                           Lall_MemWr <=
 79
                           Lall_MemToReg <=
                           Lall_ALUSrc <= '0
 80
                           Lall_ExtOp <=
 81
 82
                           Lall_PCSrc \leftarrow '0';
 83
                        when "000000" =>
 84
                           Lall_RegDst <= '1';
 85
                           Lall_RegWr <= '1';
 86
                           Lall_ALŬctr <= "0101";
 87
 88
                           Lall_MemWr <=
 89
                           Lall_MemToReg <=
                           Lall_ALUSrc <= '0'
 90
 91
                           Lall_ExtOp <= 'X'
 92
                           Lall_PCSrc <=
 93
                        when "000010" =>
 94
                           Lall_RegDst <=
 95
                           Lall_RegWr <=
                           Lall_ALŬctr <= "0110";
 96
 97
                           Lall_MemWr <=
 98
                           Lall_MemToReg <=
                           Lall_ALUSrc \leq '0':
 99
                           Lall_ExtOp <= 'X'
100
                           Lall_PCSrc <=
101
                        when "000011" =>
102
103
                           Lall_ReqDst <= '1':
                           Lall_RegWr <= '1';
104
                           Lall_ALUctr <= "0111":
105
106
                           Lall MemWr <=
107
                           Lall_MemToReg <=
                           Lall_ALUSrc <= '0'
108
                           Lall_ExtOp <= 'X':
109
110
                           Lall_PCSrc <= '0':
111
                        when others =>
                           Lall_RegDst <= 'X';
112
                           Lall_RegWr <= '0';
113
                           Lall ALÚctr <= "XXXX":
114
```

Figure 16. VHDL code CPU controller pt 3

```
Lall_MemWr <= '0'
115
                            Lall_MemToReg <= '
116
                            Lall_ALUSrc <= 'X';
117
                            Lall_ExtOp <= '0';
118
                            Lall_PCSrc <= '0':
119
120
                     end case;
121
                  when "001000" =>
122
                            Lall_RegDst <= '0';
123
                            Lall_RegWr <= '1';
124
                            Lall_ALŬctr <= "0000":
125
                            Lall_MemWr <= '0';
126
127
                            Lall_MemToReg <=
                            Lall_ALUSrc <= '1'
128
                            Lall_ExtOp <= '1';
129
                            Lall_PCSrc <= '0';
130
                  when "001001" =>
131
                            Lall_RegDst <= '0';
132
                            Lall_RegWr <= '1';
133
                            Lall_ALÚctr <= "0000":
134
                            Lall_MemWr <= '0';
Lall_MemToReg <= '
135
136
                            Lall_ALUSrc <= '1'
137
                            Lall_ExtOp <= '1';
138
139
                            Lall_PCSrc <= '0';
                  when "001100" =>
140
                            Lall_RegDst <= '0';
141
                            Lall_RegWr \leftarrow '1';
142
                            Lall_ALUctr <= "0010":
143
                            Lall\_MemWr <= '0';
144
                            Lall_MemToReg <=
145
                            Lall_ALUSrc <= '1';
146
                            Lall_ExtOp <= '0':
147
148
                            Lall PCSrc <= '0':
                  when "001101" =>
149
                            Lall_RegDst <= '0';
150
151
                            Lall_RegWr <= '1';
                            Lall_ALŬctr <= "0100";
152
                            Lall MemWr <= '0':
153
```

Figure 17. VHDL code CPU controller pt 4

```
154
                             Lall_MemToReg <= '0';
                             Lall_ALUSrc <= '1';
155
                             Lall_ExtOp <= '0';
156
                             Lall_PCSrc \leftarrow '0';
157
                   when "000100" =>
158
                             Lall_RegDst <= 'X';
159
                             Lall_RegWr \leftarrow '0';
160
                             Lall_ALŬctr <= "0001";
161
                             Lall_MemWr <= '0';
Lall_MemToReg <= '0';
162
163
                             Lall_ALUSrc \leq '0';
164
                             Lall_ExtOp <= '1';
165
166
                             Lall_PCSrc <= Lall_equal;
                   when "000101" =>
167
                             Lall_RegDst <= 'X';
168
169
                             Lall_RegWr <= '0';
                             Lall_ALŪctr <= "0001";
170
                             Lall_MemWr <= '0';
Lall_MemToReg <= '0';
171
172
                             Lall_ALUSrc \leq = '0';
173
                             Lall_ExtOp <= '1';
174
175
                             Lall_PCSrc <= not Lall_equal;
                   when "101011" =>
176
                             Lall_RegDst <= 'X';
177
                             Lall_RegWr \leftarrow '0';
178
                             La]]_ALŬctr <= "0000";
179
                             Lall_MemWr <= '1';
Lall_MemToReg <= '
180
181
                             Lall_ALUSrc <= '1';
182
                             La]]_ExtOp <= '1'
183
184
                             Lall_PCSrc <= '0';
185
                   when "100011" =>
                             Lall_RegDst <= '0';
186
                             La]]_RegWr <= '1';
187
                             La]]_ALŬctr <= "0000";
188
                             Lall\_MemWr <= '0';
189
                             Lall_MemToReg <= '1';
190
                             Lall_ALUSrc <= '1';
191
                             Lall ExtOp <= '1':
192
```

Figure 18. VHDL code CPU controller pt 5

```
Lall_PCSrc <= '0';
193
194
                  when "000010" =>
195
                            Lall_RegDst <= 'X';
196
                            Lall_RegWr \leftarrow '0';
197
198
                            Lall_ALUctr <= "XXXX";
                            Lall\_MemWr <= '0
199
                            Lall_MemToReg <=
200
201
                            Lall_ALUSrc <=
                            Lall_ExtOp <= '1';
202
                            Lall_PCSrc <=
203
                  when others =>
204
                            Lall_RegDst <= 'X';
205
                            Lall_RegWr <= '0';
206
                            Lall_ALÚctr <= "XXXX":
207
208
                            Lall_MemWr <= '0';
                            Lall_MemToReg <= 'X';
209
                            Lall_ALUSrc <= 'x';
210
                            Lall_ExtOp <= '0';
211
                            Lall_PCSrc <= '0';
212
213
              end case;
           end process;
214
215
        end behavioral_cpuc;
```

Figure 19. VHDL code CPU controller pt 6.

```
library ieee;
   2
                use jeee.std_logic_1164.all;
                use jeee.std_logic_signed.all;
   4
                use ieee.numeric_std.all;
   5
                use work.Lall_Package.alĺ;
  6
7
            □entity Lall_Single_Cycle_CPU is
   8
                       Port (
  9
                                      Lall_clk : in std_logic;
10
                                      Lall_wren : in std_logic;
                                      Lall_IR, Lall_PC: out std_logic_vector(31 downto 0);
Lall_ALU_res: out std_logic_vector(31 downto 0);
11
12
                                      Lall_V_Flag: out std_logic
13
14
15
                end Lall_Single_Cycle_CPU;
16
17
            □architecture arch_SCcpu of Lall_Single_Cycle_CPU is
                       signal pc_in:std_logic_vector (31 downto 0) := x"00000004";
signal next_addr:std_logic_vector (31 downto 0);
signal plus4: std_logic_vector (31 downto 0) := x"00000004";
signal cond0, cond1, sign_imm16: std_logic_vector (31 downto 0);
signal pc_out, ir_out: std_logic_vector (31 downto 0);
signal instruction: std_logic_vector (31 downto 0);
signal im oncode: std_logic_vector (5 downto 0);
18
19
20
21
22
23
                      signal instruction: std_logic_vector(31 downto 0);
signal im_opcode: std_logic_vector (5 downto 0);
signal im_Rs: std_logic_vector (4 downto 0);
signal im_Rt: std_logic_vector (4 downto 0);
signal im_Rd: std_logic_vector (4 downto 0);
signal im_Sha: std_logic_vector (4 downto 0);
signal im_func: std_logic_vector (5 downto 0);
signal im_imm16: std_logic_vector (15 downto 0);
signal RegDst_out: std_logic_vector (4 downto 0);
signal RegDst_out: std_logic_vector (4 downto 0);
signal rf_busA, rf_busB, rf_busW: std_logic_vector (31 downto 0);
signal alu_out, ext_out, alusrc_out: std_logic_vector (31 downto 0);
signal lo_reg, hi_reg: std_logic_vector (31 downto 0);
signal overflow, overflow_out: std_logic;
24
25
26
27
28
29
30
31
32
33
34
35
                        signal overflow, overflow_out: std_logic;
36
                       signal dm_addr: std_logic_vector(3 downto 0);
signal dm_out: std_logic_vector(31 downto 0);
37
38
39
                        signal ctrl ReaDst. ctrl ReaWr. ctrl MemWr: std logic:
```

Figure 20. VHDL Code Single Cycle CPU pt1.

```
signal ctri_Memtokeg, ctri_ALUSTC, ctri_Extup, ctri_PCSTC: std_logic;
signal ctrl_ALUCtr: std_logic_vector (3 downto 0);
40
41
42
43
44
45
46
47
48
49
50
51
55
56
57
58
59
              ⊟begin
                            PC: Lall_Program_Counter port map (Lall_clk, Lall_wren, pc_in, pc_out);
NA_Adder_Plus4: Lall_32bit_Adder port map (plus4, pc_out, cond0);
sign_imm16 <= (13 downto 0 => im_imm16(15)) & im_imm16(15 downto 0) & "00";
NA_Adder_signextimm: Lall_32bit_Adder port map (cond0, sign_imm16, cond1);
PCSrc_Mux: Lall_32bit_MUX2to1 port map (ctrl_PCSrc, cond0, cond1, next_addr);
NA: process (Lall_clk, next_addr)
               ፅ
                                     if (falling_edge(Lall_clk)) then
   pc_in <= next_addr;
end if;</pre>
                             end process;
                            IM: Lall_Instruction_Memory port map (pc_out, instruction);
IR: Lall_Instruction_Register port map(Lall_clk, Lall_wren, instruction, ir_out);
im_opcode <= instruction(31 downto 26);
im_func <= instruction(5 downto 0);
im_Rs <= instruction(25 downto 21);
im_Rt <= instruction(20 downto 16);
im_Rd <= instruction(15 downto 11);
im_Sha <= instruction(10 downto 6);
im_imm16 <= instruction(15 downto 0);</pre>
 60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
                            CPUC: Lall_CPU_Controller port map (im_opcode, im_func, equal, ctrl_RegDst, ctrl_RegWr, ctrl_ALUctr, ctrl_MemtoReg, ctrl_ALUSRc, ctrl_ExtOp, ctrl_PCSrc);

RegDst_Mux: Lall_Sbit_MUX2to1 port map (ctrl_RegDst, im_Rt, im_Rd, RegDst_out);

RF: Lall_Register_File port map (Lall_clk, rf_busw, RegDst_out, im_Rs, im_Rt, ctrl_RegWr, rf_busA, rf_busB);
               ₿
               ᆸ
                            Ext: Lall_Extender port map (ctrl_Extop, im_imm16, ext_out);
ALUSrc_Mux: Lall_32bit_MUX2to1 port map(ctrl_ALUSrc, rf_busB, ext_out, alusrc_out);
ALU: Lall_ALU port map (ctrl_ALUctr, rf_busA, alusrc_out, im_Sha, alu_out, lo_reg, hi_reg, equal, overflow);
FLAG: Lall Overflow port map (im opcode. im func. overflow overflow out):
               ڧ
79
80
                                dm_addr <= alu_out(3 downto 0);
DM: Lall_Data_Memory port map (Lall_clk, rf_busB, dm_addr, ctrl_MemWr, dm_out);
MemtoReg_Mux: Lall_32bit_MUX2to1 port map (ctrl_MemtoReg, alu_out, dm_out, rf_busW);</pre>
81
82
83
84
85
86
                                 Lall_IR<=ir_out;
87
                                 Lall_PC<=pc_out;
                      Lall_ALU_res <= alu_out;
Lall_V_Flag <= overflow_out;
end arch_SCcpu;
 88
89
```

Figure 21. VHDL Code Single Cycle CPU pt2.

```
library ieee;
 2
       use ieee.std_logic_1164.all;
 3
 4
     □package Lall_Package is
 5
          component Lall_NEXT_ADDRESS_LOGIC
 6
             Port (Lall_inst_address: in std_logic_vector (31 downto 0);
     7
                    Lall_instruction: in std_logic_vector (31 downto 0);
 8
                    Lall_condition: in std_logic;
 9
                    Lall_next_address: out std_logic_vector (31 downto 0)
10
                    );
     1
11
          end component;
component Lall_Instruction_Memory
12
13
     port (
14
                    Lall_address: in_std_logic_vector (31 downto 0);
                    Lall_q: out std_logic_vector (31 downto 0)
15
16
                    );
          end component;
component Lall_Instruction_Register
  generic (N: integer := 32);
17
18
     ≐
19
     ᆸ
20
             port (
21
                    Lall_clk: in std_logic;
                    Lall_wren: in std_logic;
22
23
                    Lall_data: in std_logic_vector (N-1 downto 0);
24
                    Lall_q: out std_logic_vector (N-1 downto 0)
25
                    );
26
          end component;
     F
          component Lall_Register_File
27
28
     П
             port (
29
                    Lall_clock: IN
                                      std_logic;
30
                    Lall_busW: IN
                                      std_logic_vector (31 DOWNTO 0);
                    Lall_Rw: IN std_logic_vector(4 downto 0);
31
                                    std_logic_vector(4 downto 0);
32
                    Lall_Ra:
                             IN
33
                    Lall_Rb: IN
                                    std_logic_vector(4 downto 0);
                                          std_logic;
34
                    Lall_RegWr:
                                    IN
35
                    Lall_busA:
                                          std_logic_vector (31 DOWNTO 0);
                                    OUT
36
                    Lall_busB:
                                    OUT std_logic_vector (31 DOWNTO 0)
37
                    );
     F
          end component;
component Lall_Program_Counter
38
39
     40
             generic (N: integer := 32);
41
             port (
42
                    Lall_clk: in std_logic;
43
                    Lall wren: in std logic:
```

Figure 22. VHDL code package pt1

```
44
                    Lall_data: in std_logic_vector (N-1 downto 0);
45
                    Lall_q: out std_logic_vector (N-1 downto 0)
46
47
          end component;
          component Lall_5bit_MUX2to1
48
     Ξ
49
              Port (Lall_S : in STD_LOGIC;
     ⊟
50
                               : in STD_LOGIC_VECTOR(4 downto 0);
                    Lall_A
                    Lall_B
                               : in STD_LOGIC_VECTOR(4 downto 0);
51
                              : out STD_LOGIC_VECTOR(4 downto 0));
52
                    Lall_Q
          end component;
component Lall_32bit_MUX2to1
53
54
     \Box
55
     Port (Lall_S
                             : in STD_LOGIC;
                              : in STD_LOGIC_VECTOR(31 downto 0);
56
                    Lall_A
57
                    Lall_B
                              : in STD_LOGIC_VECTOR(31 downto 0);
58
                    Lall_Q
                               : out STD_LOGIC_VECTOR(31 downto 0));
59
          end component;
component Lall_32bit_Adder
60
     ⊟
              Port (Lall_in1 : in std_logic_vector (31 downto 0);
61
     ⊟
                    Lall_in2 : in std_logic_vector (31 downto 0);
62
                    Lall_out : out std_logic_vector (31 downto 0)
63
64
                    );
          end component;
65
          component Lall_CPU_Controller
66
     ⊟
67
     Θ
             port (
68
                    Lall_op: in std_logic_vector(5 downto 0);
69
                    Lall_func: in std_logic_vector(5 downto 0);
                    Lall_equal: in std_logic;
70
71
                    Lall_RegDst: out std_logic;
72
                    Lall_RegWr: out std_logic;
73
                    Lall_ALUctr: out std_logic_vector(3 downto 0);
74
                    Lall_MemWr: out std_logic;
75
                    Lall_MemToReg: out std_logic;
76
                    Lall_ALUSrc: out std_logic;
77
                    Lall_ExtOp: out std_logic;
78
                    Lall_PCSrc: out std_logic
79
                    );
80
          end component;
          component Lali_ALU
81
     ⊟
82
     port (
83
                    Lall_op: in std_logic_vector (3 downto 0);
                    Lall_in1: in std_logic_vector (31 downto 0);
Lall_in2: in std_logic_vector (31 downto 0);
Lall_sa: in std_logic_vector (4 downto 0);
84
85
86
```

Figure 23. VHDL code package pt2

```
Lall_out: out std_logic_vector (31 downto 0);
 87
                         Lall_loreg, Lall_hireg: out std_logic_vector (31 downto 0);
Lall_equal: out std_logic;
 88
 89
                         Lall_overflow: out std_logic
 90
 91
                         );
       F
 92
             end component;
             component Lall_Data_Memory
 93
 94
       Θ
                 port (
                         Lall_clk: in std_logic;
Lall_data: in std_logic_vector (31 downto 0);
Lall_address: in std_logic_vector (3 downto 0);
 95
 96
 97
 98
                         Lall_WrEn: in std_logic;
 99
                         Lall_q: out std_logic_vector (31 downto 0)
100
                         );
       F
101
             end component
             component Lali_Extender
102
103
       В
                 port (
                         Lall_sel: in std_logic;
104
105
                         Lall_in : in std_logic_vector (15 downto 0);
106
                         Lall_out: out std_logic_vector (31 downto 0)
107
                         );
       F
108
             end component
             component Lall_overflow
109
                 port (Lall_op: in std_logic_vector (5 downto 0);
    Lall_func: in std_logic_vector (5 downto 0);
    Lall_in_vflag: in std_logic;
110
       Θ
111
112
113
                         Lall_Vflag: out std_logic
114
                         );
115
             end component;
        end Lall Package:
116
```

Figure 24. VHDL code package pt3

```
Flow Status
                               Successful - Sat May 21 22:08:38 2022
Quartus Prime Version
                               20.1.0 Build 711 06/05/2020 SJ Lite Edition
Revision Name
                               Lall_Christopher_May22_2022_Single_Cycle_CPU
Top-level Entity Name
                               Lall Single_Cycle_CPU
Family
                               Cyclone V
                               5CSEMA6F31C6
Timing Models
                               Final
Logic utilization (in ALMs)
                               914 / 41,910 (2%)
Total registers
                               1604
                               99 / 457 (22 %)
Total pins
Total virtual pins
Total block memory bits
                               0 / 5,662,720 (0%)
                               0/112(0%)
Total HSSI RX PCSs
Total HSSI PMA RX Deserializers
Total HSSI TX PCSs
Total HSSI PMA TX Serializers
Total PLLs
                               0/6(0%)
Total DLLs
                               0/4(0%)
```

Figure 25. Successful compilation report.

Block Diagram & Simulation:

In this section I will show all simulation results.




Figure 26. Block diagram for adder

Adder:




Figure 27. Adder simulation.

This is the adder simulation. As you can see in the simulation, adding 11 and 1 give us 12. In terms of two 32 bit inputs, we get 0x00000011 + 0x00000001 = 0x000000012. Our second example is 0x00000003 + 0x000000002 = 0x000000005. Address Logic and Program counter uses adder as a component.

2:1 Mux:




Figure 28. 32 bit 2:1 mux bsf.




Figure 29. 32bit mux in modelsim simulation.

Above is bsf and simulation for 2:1 mux. This will help the data being selected during instruction execution time. The mux will help guarantee data chose is appropriate for the instructions execution. The value switches when the selector is changing from 1 to 0 or vise versa.

Program counter:




Figure 30. program counter bsf




Figure 31. program counter simulation.

This will update the value of program counter which leads to the next instruction. Program counter value will output during rising edge of clock. Output is then sent to instruction memory and adder before returning to program counter as an input.

5bit Mux:




Figure 32. Block diagram for 5bit Mux




Figure 33. 5bit Mux simulation.

In these two above figures, we see the block diagram and the simulation. Our input in this case is 5-bit. I put selector set to clock so that we can see the output change. If Selector is 1, signal A is displayed and if selector is 0, signal b is displayed. Register destination inside of CPU control is handled by this component.

Next Address Logic:



Figure 34. next address bsf.




Figure 35. Next address simulation

If condition is 0, Program counter + 4. If condition is 1, PC +4 + Extended Immediate "00"

Instruction Register:




Figure 36. Instruction register bsf.




Figure 37. instruction register simulation.

This is our instruction register. This will take instructions and decode it for ALU and assign RS,RT, and RD.

Instruction Memory:




Figure 38. instruction memory bsf.




Figure 39. instruction memory simulation.

This is the Instruction Memory's file. This is where we put the MARS simulator code for the dot product. As a result, the values displayed here correspond to the MIPS assembly code for computing the dot

product, which is included at the end of this file. Because the Instruction Memory can't go higher than 32 bits, I'll comment this part out until I've added more operations for testing. Our typical ADD, SUB, and MUL operations are commented out in these parts.

Register File:




Figure 40. register file bsf.

The register file is a 3-Port RAM file. With a total capacity of 32 32-bit data, it has one input port and two output ports. The 5-bit addresses Ra,Rb are used to read the Register values using busA and busB, whereas Rw is used to write into the Register using busW. This type of RAM can read and write two data sets at the same time. The ALU and memory to register writing will be done on the buses. In this situation, all registers are set to 0.

Data Memory:




Figure 41. Data memory bsf



Figure 42. Data memory simulation

As demonstrated in the waveform above, the address is the same for both read and write access. We assert the write enable when we want to write to a specific address in Data Memory. The memory reads

and prints the value based on the 4-bit address specified. The array is used to construct the data memory instead of the LPM Module.

ALU:

The ALU unit has 10 operations. The table below will show the opcode for the operations that will be used by the CPU Controller.

ALU OPERATIONS						
OPERATION	CODE					
ADD	0000					
SUB	0001					
AND	0010					
NOR	0011					
OR	0100					
SLL	0101					
SRL	0110					
SRA	0111					




Figure 43. ALU bsf.




Figure 44. alu simulation.

The figures above show the alu unit operations. We don't obtain overflow because I did not use values that give us an overflow. My ALU unit calculates the OVERFLOW for ADD and SUB instructions, including the unsigned operation. To distinguish between unsigned and signed, an Overflow Unit is built to output the resulting overflow, which is reliant on the opcode and function from the instruction.

Sign Extender:




Figure 45. sign extender bsf




Figure 46. Sign extender simulation.

Sign extender allows us to stretch a 16bit input to a 32-bit output. The selector determines how this works. The CPU controller will decide if the number must be extended to zero or extended in sign direction.

Overflow:

There is no overflow bsf or simulation since it must be used injunction with other components. However, this file will check for overflow when doing addition.

CPU Controller:

The CPU Controller is the brain of a single-cycle CPU. It determined the proper data path for the instructions being run. Multiplexers, Extenders, ALU Controller, Memory, and Register writes are all overseen by this.

	CPU CONTROLLER TABLE								
	RegDst	RegWr	ALUctr	MemWr	MemToReg	ALUSrc	ExtOp	PCSrc	
ADD	1	1	0000	0	0	0	Χ	0	
ADDI	0	1	0000	0	0	1	1	0	
ADDIU	0	1	0000	0	0	1	1	0	
ADDU	1	1	0000	0	0	0	Χ	0	
SUB	1	1	0001	0	0	0	Χ	0	
SUBU	1	1	0001	0	0	0	X	0	
AND	1	1	0010	0	0	0	X	0	
ANDI	0	1	0010	0	0	1	0	0	
NOR	1	1	0011	0	0	0	Χ	0	
ORI	0	1	0100	0	0	1	0	0	
SLL	1	1	0101	0	0	0	Χ	0	
SRL	1	1	0110	0	0	0	X	0	
SRA	1	1	0111	0	0	0	Χ	0	
SW	Χ	0	0000	1	X	1	1	0	
LW	0	1	0000	0	1	1	1	0	
BEQ	Χ	0	0001	0	X	0	1	EQUAL	
BNE	Х	0	0001	0	X	0	1	~EQUAL	
J	Х	0	XXXX	0	Х	Х	1	1	

In the table above, the values required for the Register Write, Memory Write, PCSrc, ALUSrc, Memory To Register, Register Destination, and Extension operations of the 18 MIPS instruction are listed. The table was used to design the CPU Controller unit.

Single Cycle CPU:




Figure 47. Single Cycle CPU waveform.

This simulation above shows given opcodes and functions and the output that is given. For opcode 000000, it is an R-type instruction so it relies on the function. However, if we test opcodes 00100, 001100, and 000100, they do not rely on the function since they are I-type instruction based. One opcode that I did not show was the j-type instruction, but the opcode is 00010.

Component Package:

Included in the component package are the following components:

- 32-bit adder
- 32bit Mux
- Program Counter
- 5bit Mux

- Next Address Logic (NAL)
- Instruction register
- Instruction memory
- Register File
- Data memory
- ALU
- Sign Extender
- Overflow
- CPU Controller

Single Cycle CPU:

In this section, I will demonstrate the CPU and its required instructions.

```
ADDI, ORI, ADDIU, NOR, LW Instructions:
```

Figure 48. Updated code for instruction memory for instructions.

Figure 49. Updated data memory for instructions.




Figure 50. Modelsim waveform for ADDI, ORI, ADDIU, NOR, LW Instruction

In this simulation we see the PC pointing to the next address and hold desired instruction. You can see the ADDI instruction with the use of the IMM16. We can also see the ORI with the IMM16. We load values from our data memory, into the register. ADDIU is also shown as it does addition and won't trigger overflow flag.

LW, ADD, ADU, SW Instructions:

Figure 51. Updated instruction memory code for instructions.

Figure 52. Updated data memory code for instructions.




Figure 53. Modelsim simulation for LW, ADD, ADDU, SW Instruction.

The waveform above shows that for our first clock cycle, nothing is changing since we can not perform anything. The PC will hold the next address due to our components. The second instruction s then given when the second clock cycle begins. For me that is address 0x8C290000. This loads the value of data memory which if you recall from the edited VHDL code above, it is 0x7FFFFFF since it was initialized data. The PC now moves to the following address 0x00000004. Here, \$9 is loaded onto the register in the next clock cycle and points to the next address. This process continue to repeat. The ADDU operation was used for the next instruction to obtain the same result as ADD except for triggering the overflow flag.

BEQ, BNE, J, SUB:




Figure 54. Modelsim simulation BEQ, BNE, J, SUB instructions

Ultimate Test:

Figure 55.instruction memory updated code

Figure 56. data memory updated code




Figure 57. Modelsim simulation example

Mips Summation:

```
summation.asm
 1
    .data
 2
             number1: .word 4
             number2: .word 8
 3
             number3: .word 12
 4
             number4: .word 28
 5
             number5: .word 18
 6
 7
    .text
            lw $t0, number1
 8
            lw $t1, number2
 9
            lw $t2, number3
10
            lw $t3, number4
11
            lw $t4, number5
12
             add $t5, $t0, $t1
13
             add $t6, $t5, $t2
14
             add $t7, $t6, $t3
15
             add $t8, $t7, $t4
16
17
             sw $t8, number1
```

Figure 58. Summation code .asm




Figure 59. text segment




Figure 60. data segment

Conclusion:

I learned a lot from this project. Using all components that we have previous used has allowed me to create this Single Cycle CPU and it taught me to continue to reuse code experience that we had used. I got a better understanding on how to use advanced ideas in Quartus and I was able to complete the given task in the final lab.