Christopher Lall
CSc 342/343 – Professor Gertner
Lab Assignment – BEQ_BNE_J
Spring 2022
Due 4/24/22

I Will heither give not received
un outhorized assistance on this
TEST I will only use me
computing device to serform
this TEST, I will not use cell
while performing this test

Table of Contents

Objective:	3
Components/VHDL Code:	
2:1 Mux	
32bit Register:	
Data Memory:	6
Instruction memory:	6
Instruction Register:	
Register file:	
NAL Unit:	
Sign Ext:	
LPM Comparator:	(
LPM Adder:	11
Components Package:	12
Simulation/Waveform:	14
BEQ:	14
BNE:	14
Explanation analysis:	15
BEQ:	15
BNE:	

Objective:

This lab's goal is to teach me how to utilize a comparator to determine whether or not a condition has been met. Through this lab, I learned how the MIPS processor's BNE, BEQ, and J functions. To get to this answer, we had to employ many components such as a pc adder, mux, pc register, general register, instruction register, controller, and finally a test bench to determine if our design was operating properly.

Components/VHDL Code:

```
2:1 Mux
  1
             library IEEE;
   2
             use IEEE.STD_LOGIC_1164.ALL;
   3
          □entity Lall_2to1_Mux is
   4
   5
                   port ( D0, D1 : in STD_LOGIC_VECTOR(31 downto 0);
          6
                                 SEL
                                              : in STD_LOGIC;
   7
                                OUT1
                                              : out STD_LOGIC_VECTOR(31 downto 0));
   8
             end Lall_2to1_Mux;
   9
 10
          □architecture behavioral of Lall_2to1_Mux is
 11
          ⊟begin
 12
                   OUT1(0) \leftarrow (D0(0) AND (NOT SEL)) OR (D1(0) AND SEL);
                   OUT1(1) \leftarrow (D0(1) AND (NOT SEL)) OR (D1(1) AND SEL);
 13
 14
                   OUT1(2) \leftarrow (D0(2) AND (NOT SEL)) OR
                                                                                         (D1(2) AND SEL):
                  OUT1(3) <= (DO(3) AND (NOT SEL)) OR (D1(3) AND SEL);

OUT1(4) <= (DO(4) AND (NOT SEL)) OR (D1(4) AND SEL);

OUT1(5) <= (DO(5) AND (NOT SEL)) OR (D1(5) AND SEL);

OUT1(6) <= (DO(6) AND (NOT SEL)) OR (D1(6) AND SEL);

OUT1(7) <= (DO(7) AND (NOT SEL)) OR (D1(7) AND SEL);
 15
 16
 17
 18
 19
 20
                     OUT1(8) \leftarrow (D0(8) AND (NOT SEL)) OR (D1(8) AND SEL);
 21
                   OUT1(9) \leftarrow (D0(9) AND (NOT SEL)) OR (D1(9) AND SEL);
                  OUT1(10) <= (DO(10) AND (NOT SEL)) OR (D1(10) AND SEL);

OUT1(11) <= (DO(11) AND (NOT SEL)) OR (D1(11) AND SEL);

OUT1(12) <= (DO(12) AND (NOT SEL)) OR (D1(12) AND SEL);

OUT1(13) <= (DO(13) AND (NOT SEL)) OR (D1(13) AND SEL);
 22
 23
 24
 25
 26
                   OUT1(14) \leftarrow (D0(14) AND (NOT SEL)) OR (D1(14) AND SEL);
 27
                   OUT1(15) \leftarrow (D0(15) AND (NOT SEL)) OR (D1(15) AND SEL)
                    OUT1(16) \leftarrow (D0(16) AND (NOT SEL)) OR (D1(16) AND SEL);
 28
                  OUT1(17) \leftarrow (D0(17) \text{ AND (NOT SEL)) OR } (D1(17) \text{ AND SEL}); OUT1(18) \leftarrow (D0(18) \text{ AND (NOT SEL)) OR } (D1(18) \text{ AND SEL}); OUT1(19) \leftarrow (D0(19) \text{ AND (NOT SEL)) OR } (D1(19) \text{ AND SEL});
 29
 30
 31
                  OUT1(20) \leftarrow (D0(20) \text{ AND (NOT SEL)) OR (D1(20) AND SEL);}

OUT1(21) \leftarrow (D0(21) \text{ AND (NOT SEL)) OR (D1(21) AND SEL);}

OUT1(22) \leftarrow (D0(22) \text{ AND (NOT SEL)) OR (D1(22) AND SEL);}
 32
 33
 34
                  OUT1(23) <= (D0(23) AND (NOT SEL)) OR (D1(23) AND SEL);
OUT1(24) <= (D0(24) AND (NOT SEL)) OR (D1(24) AND SEL);
OUT1(25) <= (D0(25) AND (NOT SEL)) OR (D1(25) AND SEL);
OUT1(26) <= (D0(26) AND (NOT SEL)) OR (D1(26) AND SEL);
 35
 36
 37
 38
                                                Figure 1. 2:1 mux vhdl code pt 1
                  OUT1(27) \le (DO(27) \text{ AND (NOT SEL)}) \text{ OR } (D1(27) \text{ AND SEL});
39
                    OUT1(28) \leftarrow (D0(28) AND (NOT SEL)) OR (D1(28) AND SEL);
40
                  OUT1(29) <= (D0(29) AND (NOT SEL)) OR (D1(29) AND SEL);
OUT1(30) <= (D0(30) AND (NOT SEL)) OR (D1(30) AND SEL);
OUT1(31) <= (D0(31) AND (NOT SEL)) OR (D1(31) AND SEL);
41
42
43
44
             end behavioral;
45
```

Figure 2. 2:1 mux vhdl code pt 2

32bit Register:

```
-- Program Counter
 2
        LIBRARŸ IEEE;
 3
        USE IEEE.STD_LOGIC_1164.ALL;
 4
 5
      □entity Lall_32Bit_Register is
 6
      port (
 7
                  Lall_CLK : in std_logic;
 8
                 Lall_RDEN : in std_logic;
Lall_CHEN : in std_logic;
Lall_DATA : in std_logic_vector(31 downto 0);
Lall_Curr_PC : out std_logic_vector(31 downto 0)
                  Lall_WREN : in std_logic;
 9
10
11
                                     : out std_logic_vector(31 downto 0));
12
13
       end Lall_32Bit_Register;
14
15
      □architecture arch of Lall_32Bit_Register is
             signal Lall_New_PC : std_logic_vector(31 downto 0);
16
17
18
      ⊟begin
19
             process (Lall_CLK)
      20
             begin
21
                  if (rising_edge(Lall_CLK) and Lall_WREN = '1')
22
                       then Lall_New_PC <= Lall_DATA;
      \dot{\Box}
23
                  end if:
24
             end process;
25
26
      Ė
             process(Lall_RDEN, Lall_CHEN, Lall_New_PC)
             begin
27
28
                  if (Lall_RDEN = '1' and Lall_CHEN = '1')
                  then Lall_Curr_PC <= Lall_New_PC;|
elsif(Lall_CHEN = '0')
then Lall_Curr_PC <= (others => 'Z');
     29
30
31
32
                  end if;
33
             end process;
34
        end arch;
```

Figure 3. 32bit register vhdl code

Data Memory:

```
Library IEEE;
USE IEEE.NDMERIC_STD.ALL;

BENTITY Lall_DataMemory is
Bentity Lall_DataMemory is
Clock: in std_logic;
vere: in std_logic; = 0'; -- Set to 0 to initially read from memory :: Set 1 to initially write to memory
data: in std_logic_vector(K-1 downto 0);
address: in std_logic_vector(K-1 downto 0);
datall_DataMemory;

Bentity Lall_DataMemory is
clock: in std_logic_vector(K-1 downto 0);
address: in std_logic_vector(K-1 downto 0);
datall_DataMemory;

Clock: in std_logic_vector(K-1 downto 0);
datall_DataMemory is
clock: in std_logic_vector(K-1 downto 0);
defined Lall_DataMemory is
defined Lall_DataMemory
```

Figure 4. data mem vhdl code

Instruction memory:

Figure 5. instruction mem vhdl code

Instruction Register:

```
-- Instruction Register (IR)
         LIBRARY IEEE;
 3
         USE IEEE.STD_LOGIC_1164.ALL;
         USE IEEE.NUMERIC_STD.ALL;
 5
 6
7
       entity Lall_Instruction_Register is
               port( Instruction : in std_logic_vector(31 downto 0);
Opcode : out std_logic_vector(5 downto 0); -- 6 bit Opcode
Rs, Rt : out std_logic_vector(4 downto 0); -- 5 Bit addresses
Immediate : out std_logic_vector(15 downto 0)); -- 16 Bit Immediate
 8
 9
10
         end Lall_Instruction_Register;
11
12
13
       □architecture arch of Lall_Instruction_Register is
14
       ⊟begin
15
         Opcode <= Instruction(31 downto 26); -- Needed?
16
         Rs <= Instruction(25 downto 21);
Rt <= Instruction(20 downto 16);
17
18
19
         Immediate <= Instruction(15 downto 0);</pre>
20
21
         end arch;
```

Figure 6. instruction reg vhdl code

Register file:

```
Library IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
3
4
5
6
7
8
9
         USE IEEE.NUMERIC_STD.ALL;
       ENTITY Lall_RegisterFile is
        11
12
13
14
15
16
17
18
      ☐ architecture arch of Lall_RegisterFile is

| type reg is array(0 to 31) of std_logic_vector(31 downto 0);

☐ signal reg_array: reg := (

0 => X"00C3A23B",

5 => X"3FFD02E1",

9 => X"00C3A23B",
19
20
21
22
23
24
25
26
27
28
29
30
                 13 => X"FFFFEEEE",
21 => X"FFFFEEEE",
27 => X"224CCC80",
                  others => X"00000000");
             beain
      ᆸ
31
32
33
34
35
            process(rst, clock)
       þ
      上日日
36
37
38
39
40
41
42
43
```

Figure 7. reg file vhdl code

NAL Unit:

```
Library IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE MORK.Lall_Components_Package.ALL;

Bentity Lall_NAL_Unit is -- A unit to compute the next address of the next instruction via BEQ, BNE, J MIPS instruction Port (clock1, clock2: in std_logic_vector(31 downto 0); -- 32 Bit instruction

For Instruction: in std_logic_vector(31 downto 0); -- 32 Bit instruction

For Instruction: in std_logic_vector(31 downto 0); -- 32 Bit instruction

For Instruction: in std_logic_vector(31 downto 0); -- 32 Bit instruction

For Instruction: in std_logic_vector(31 downto 0); -- 32 Bit instruction

For Instruction: in std_logic_vector(31 downto 0); -- 32 Bit instruction

For Instruction: in std_logic_vector(31 downto 0); -- 32 Bit instruction

Signal Opcode: std_logic_vector(4 downto 0); -- 32 Bit instruction

Signal BusA, BusB: std_logic_vector(31 downto 0); -- 16 Bit Immediate

Signal BusA, BusB: std_logic_vector(31 downto 0); -- 16 Bit Immediate

Signal BusA, BusB: std_logic_vector(31 downto 0); -- 32 Bit register

Signal PC_Out: std_logic_vector(31 downto 0); -- 32 Bit register

Signal ImmExt: std_logic_vector(31 downto 0); -- 32 Bit register

Signal ImmExt: std_logic_vector(31 downto 0); -- 51 Bit Immediate

Signal ImmExt: std_logic_vector(31 downto 0); -- 51 Bit Immediate

Signal ImmExt: std_logic_vector(31 downto 0); -- 51 Bit Immediate

Signal ImmExt: std_logic_vector(31 downto 0); -- 51 Bit Immediate field

USL Lall_Instruction Register to output Opcode, Rs, Rt Indices, and Immediate field value

USL Lall_Instruction Register port map(Instruction, Opcode, Rs, Rt, Imm);

-- Register File (values for CLK, WEEN, RST, and Wraddress don't matter since we are not writing to any register)

UI: Lall_RegisterFile port map(Edox, '0', '0', '0')00000000', '0', Rs, Rt, BusA, BusB);

-- Compare if BusA and BusB of Reg file are equal and set EqualCond flag accordingly

U2: Lall_Comparator port map(BusA, BusB, EqualCond);

-- Compare if BusA and BusB of Reg file are equal and set EqualCond flag accordingly

U2: Lall_Comparator port map(BusA, BusB
```

Figure 8. NAL unit vhdl code

Sign Ext:

```
1
      Library IEEE;
 2
      USE IEEE.STD_LOGIC_1164.ALL;
 3
      USE IEEE.NUMERIC_STD.ALL;
 4
 5
    □Entity Lall_Sign_Ext is
 6
                       : in std_logic_vector(15 downto 0);
    port( A
 7
                 Output: out std_logic_vector(31 downto 0));
 8
      end Lall_Sign_Ext;
 9
10
    □architecture behvaioral of Lall_Sign_Ext is
11
    ⊟begin
          Output <= std_logic_vector(resize(signed(A), 32));
12
13
      end behvaioral;
```

Figure 9. sign ext vhdl code

LPM Comparator:

```
37
      LIBRARY ieee;
      USE ieee.std_logic_1164.all;
38
39
40
      LIBRARY 1pm;
41
      USE lpm.all;
42
43
     □ENTITY Lall_Comparator IS
44
          PORT
45
          (
     ▤
46
             dataa
                      : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
                      : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
47
             datab
48
                      : OUT STD_LOGIC
             aeb
49
50
      END Lall_Comparator;
51
52
53
     □ARCHITECTURE SYN OF lall_comparator IS
54
          SIGNAL sub_wire0 : STD_LOGIC ;
55
56
57
58
59
         COMPONENT lpm_compare
     60
         GENERIC (
     П
61
             lpm_representation
                                     : STRING;
62
             1pm_type
                        : STRING;
63
             lpm_width
                             : NATURAL
64
65
     ₿
         PORT (
                dataa : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
66
                datab : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
67
68
                aeb
                      : OUT STD_LOGIC
69
70
          END COMPONENT;
71
72
      BEGIN
73
          aeb
                 <= sub_wire0;
```

Figure 10. LPM Comparator vhdl code pt 1

```
75
            LPM_COMPARE_component : LPM_COMPARE
            GENERIC MAP (
76
                lpm_representation => "UNSIGNED",
lpm_type => "LPM_COMPARE",
lpm_width => 32
77
78
79
80
81
            PORT MAP (
82
                dataa => dataa,
                datab => datab,
83
                aeb => sub_wiré0
84
85
            );
```

Figure 11. LPM Comparator vhdl code pt 2

LPM Adder:

```
37
      LIBRARY ieee;
      USE ieee.std_logic_1164.all;
38
39
40
      LIBRARY 1pm;
41
      USE lpm.all;
42
    □ENTITY Lall_LPM_Adder IS
43
44
         PORT
45
         (
    : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
46
            dataa
            datab : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
47
48
            result
                        : OUT STD_LOGIC_VECTOR (31 DOWNTO 0)
49
         );
50
      END Lall_LPM_Adder;
51
52
53
    □ARCHITECTURE SYN OF lall_lpm_adder IS
54
55
         SIGNAL sub_wire0 : STD_LOGIC_VECTOR (31 DOWNTO 0);
56
57
58
59
         COMPONENT lpm_add_sub
    GENERIC (
60
    ⊟
            lpm_direction : STRING;
61
62
            lpm_hint
                      : STRING;
63
            lpm_representation
                                     : STRING:
64
            lpm_type
                        : STRING:
65
            lpm_width
                            : NATURAL
66
         );
         PORT (
67
    Ė
68
               dataa : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
               datab : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
69
70
               result : OUT STD_LOGIC_VECTOR (31 DOWNTO 0)
71
         );
72
         END COMPONENT;
73
74
      BEGIN
75
         result <= sub_wire0(31 DOWNTO 0);
76
77
         LPM_ADD_SUB_component : LPM_ADD_SUB
78
         GENERIC MAP (
    ▤
            lpm_direction => "ADD".
79
```

Figure 12. LPM Adder vhdl code pt 1

```
lpm_hint => "ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO",
lpm_representation => "UNSIGNED",
lpm_type => "LPM_ADD_SUB",
80
81
82
                  lpm_width => 32
83
84
             PORT MAP (
85
      Ė
86
                  dataa => dataa,
87
                  datab => datab,
88
                  result => sub_wire0
89
```

Figure 13. LPM Adder vhdl code pt 2.

Components Package:

```
Library IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
  1
2
3
        package Lall_Components_Package is
  4
5
6
7
8
9
        component Lall_LPM_Adder -- Adder to compute instruction addresses
                                    : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
: IN STD_LOGIC_VECTOR (31 DOWNTO 0);
: OUT STD_LOGIC_VECTOR (31 DOWNTO 0));
                     dataa
                     datab
10
                     result
11
12
13
           end component;
        Ecomponent Lall_2tol_Mux -- 2 to 1 (32 Bit) multiplexer to select address

port ( DO, D1 : in STD_LOGIC_VECTOR(31 downto 0);

SEL : in STD_LOGIC;
OUT1 : out STD_LOGIC_VECTOR(31 downto 0));
14
15
16
17
          end component;
18
19
20
21
22
23
24
25
26
27
28
29
30
31
        □component Lall_Comparator -- 32 Bit comparator (compares contents of BusA and BusB data lines)
                                    : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
: IN STD_LOGIC_VECTOR (31 DOWNTO 0);
: OUT STD_LOGIC );
                     dataa
                     datab
                     aeb
          end component;
        □component Lall_32Bit_Register -- 32 Bit Register for PC
□ port (Lall_CLK : in std_logic;
| Lall_WREN : in std_logic;|
                             Lall_RDEN : in std_logic;
Lall_CHEN : in std_logic;
Lall_CHEN : in std_logic;
Lall_DATA : in std_logic_vector(31 downto 0);
Lall_Curr_PC : out std_logic_vector(31 downto 0));
32
           end component;
34
35
       36
37
38
39
40
41
42
43
```

Figure 14. Components package vhdl code pt 1

Figure 15. Components package vhdl code pt 2

Predefined arbitrary data will be stored in the register file component at the arbitrary address indices Rs and Rt. The corresponding data will be transferred to outputs BusA and BusB based on the values of Rs and Rt (which are fed from the IR). WREN, RST, Waddress, and Data are all present as inputs, and behaviors are defined, but they will not be used in this lab. Because we aren't writing to any registers, the inputs could be eliminated if necessary.

The 32-Bit Comparator will compare the outputs of the Register File (i.e. BusA and BusB) to set a condition flag CondEqual either to a 1 or a 0.

The Program Counter is a 32-bit register with the primary purpose of updating the current PC's value. At the rising edge of the clock, the PC value will be updated.

The sign extender merely converts the 16-bit Immediate field to 32-bits, which is required to identify the following instruction's address. To retain the sign of the value, the remaining 16 bits will be filled with either 0's or F's depending on whether the most significant bit is positive (0–7) or negative (8–F).

Two adder components will be used to compute the two possible PC values as described earlier.

Another required component is a 2:1 Multiplexer which will use the CondEqual flag to select one of the two computed PC values to feed back into the PC and give the final PC value.

A package is created to store all components.

With the utilization of each component, we create a symbol so that we can realize the NAL unit

Simulation/Waveform:

BEQ:




Figure 16. modelsim sim for BEQ instruction

BNE:




Figure 17. Verification 1




Figure 18. Verification 2




Figure 19. Verification 3




Figure 20. Total verification

Explanation analysis:

BEQ:

Three verifications will be performed to ensure the unit's accuracy. A 32-bit arbitrary instruction is supplied into the Instruction Register (IR) for each verification, which decodes the Rs and Rt address

indices as well as the 16-bit Immediate. These indices are used as inputs to the register file, which uses them to store predefined arbitrary 32-bit data. After then, the 16-Bit Immediate is sign expanded. This information is sent to BusA and BusB, which are compared using a comparator and a condition flag is set (1 if equal, 0 if not). With a predefined arbitrary program counter value, the two possible addresses are computed using an adder and are fed to a 2:1 multiplexer which will select the final address of the next instruction based on the condition flag set earlier (i.e. select address 2 if condition flag is 1, else select address 1).

Verification 1: The IR was programmed with the arbitrary 32-bit instruction 0x74BB4AD3. This instruction is decoded by the IR to produce the indices Rs = 0x05 and Rt = 0x1B, as well as the 16-Bit Immediate field = 0x4AD3. 0x00004AD3 is the signed extended ImmExt. 0x10000004 is an arbitrary 32-bit PC value. For indices Rs and Rt, the arbitrary 32-bit data (stored in the register file) is 0x3FFD02E1 and 0x224CCC80, respectively. This information is sent to Bus A and Bus B. Due to the fact that the data stored on these buses is not equal, the condition flag is set to 0. As a result, the expected output (i.e. the next instruction's address) is PC + 4 (i.e. InstrAddr = 0x10000008).

Verification 2: We used an arbitrary 32-bit instruction 0xF2AD52C0 in the IR for the second verification. This instruction is decoded by the IR to produce the indices Rs = 0x15 and Rt = 0x0D, as well as the 16-Bit Immediate field = 0x52C0. 0x000052C0 is the signed extended ImmExt. The PC value remains the same. For indices Rs and Rt, the arbitrary 32-bit data (stored in the register file) is 0xFFFFEEEE and 0xFFFFEEE, respectively. This information is sent to Bus A and Bus B. Because the data stored on these buses is identical, the condition flag is set to 1. As a result, the intended output (i.e. the next instruction's location) is PC + ImmExt + 4. As a result, the NextAddr instruction's address is 0x100052C8.

Verification 3: We inserted an arbitrary 32-bit instruction 0xED2080F2 into the IR for the third verification. This instruction is decoded by the IR to produce the indices Rs = 0x09 and Rt = 0x00, as well

as the 16-Bit Immediate field = 0x80F2. 0xFFFF80F2 is the signed extended ImmExt. The PC value remains the same. For indices Rs and Rt, the arbitrary 32-bit data (stored in the register file) is 0x00C3A23B and 0x00C3A23B, respectively. This information is sent to Bus A and Bus B. Because the data stored on these buses is identical, the condition flag is set to 1. As a result, the intended output (i.e. the next instruction's location) is PC + ImmExt + 4. As a result, the NextAddr instruction's address is 0x0FFF80FA.

BNE:

Verification 1: The IR was programmed with the arbitrary 32-bit instruction 0x74BB4AD3. This instruction is decoded by the IR to provide address indices Rs = 0x05 and Rt = 0x1B, as well as 16-Bit Immediate field = 0x4AD3. 0x00004AD3 is the symbol extended instant (ImmExt). 0x10000004 is an arbitrary 32-bit PC value. For the indices Rs and Rt, the arbitrary 32-bit data (stored in the register file) is 0x3FFD02E1 and 0x224CCC80, respectively. This information is sent to Bus A and Bus B. Due to the fact that the data stored on these buses is not identical, the condition flag is set to 1. PC + ImmExt + 4 = 0x10004ADB is the address of the following instruction.

Verification 2: We used an arbitrary 32-bit instruction 0xF2AD52C0 in the IR for the second verification. This instruction is decoded by the IR to give address indices Rs = 0x15 and Rt = 0x0D, as well as 16-Bit Immediate field = 0x52C0. 0x000052C0 is the sign extended instantaneous (ImmExt). The PC value remains the same. For address indices Rs and Rt, the arbitrary 32-bit data (stored in the register file) is 0xFFFFEEEE and 0xFFFFEEEE, respectively. This information is sent to Bus A and Bus B. Because the data on these buses is identical, the condition flag is set to 0. PC + 4 = 0x10000008 is the address of the following instruction.

Verification 3: We inserted an arbitrary 32-bit instruction 0xED2080F2 into the IR for the third verification. This instruction is decoded by the IR to provide address indices Rs = 0x09 and Rt = 0x00, as well as 16-Bit Immediate field = 0x80F2. 0xFFFF80F2 is the signed extended (ImmExt). The PC value

remains the same. For address indices Rs and Rt, the arbitrary 32-bit data (stored in the register file) is 0x00C3A23B and 0x00C3A23B, respectively. This information is sent to Bus A and Bus B. Because the data on these buses is identical, the condition flag is set to 0. PC + 4 = 0x10000008 is the address of the following instruction.