Christopher Lall

Lab #2 - Introduction to VHDL, ModelSim and Quartus using Comparators

CSc 342/343 – Professor Gertner

Due February 23, 2022

Table of Contents

| Objective | 3 |
|------------------------|----|
| Screenshots | |
| 1 Bit: | |
| 2 Bit | |
| 8 Bit: | |
| Explanation & analysis | 18 |
| Conclusion | 18 |

Objective

This goal of this lab is to further understand Quartus, ModelSim, by using comparators. In this lab we will design 1-bit, 2-bit and 8-bit comparators.

Screenshots

1 Bit:




Figure 1. Compilation Report for 1 bit Quartus




Figure 2. Create modelsim proj 1 bit




Figure 3. Adding File to Project




Figure 4. Compiling Project in Modelsim 1 bit

```
# reading C:/intelFPGA/20.1/modelsim_ase/win32aloem/../modelsim.ini
# Loading project Lall_Christopher_one_bit_comparator
# Compile of Lall_Christopher_FEB23_2022_equal.vhd was successful.
```

Figure 5. Successful Compile of 1 bit




Figure 6. Starting Simulation 1 bit




Figure 7. Dragging object for simulation 1 bit




Figure 8. Force editing selected objects 1 bit




Figure 9. Running Project using run 100 for 1 bit




Figure 10. Waves for both forces as 0 for 1 bit




Figure 11. Waves for i0 as 1 force for 1 bit




Figure 12. Waves for both 1 force for 1 bit




Figure 13. Ending the Simulation




Figure 14. 1 bit test equal file in quartus, compilation report




Figure 15. Adding Test Equal to modelsim proj for 1 bit




Figure 16. Compile test equal in modelsim

- # Loading project Lall Christopher FEB23 2022 ONE BIT COMPARATOR
- # Compile of Lall_Christopher_FEB23_2022_equal.vhd was successful.
- # Compile of Lall_Christopher_FEB23_2022_test_equal.vhd was successful.

Figure 17. Successful compilation for 1 bit test equal




Figure 18. Starting Simulation for test equal 1 bit in modeslim




Figure 19. Waves for test equal in modelsim simulation

```
💓 C:/Desktop/Lall_Christopher_FEB23_2022_LAB2/Lall_Christopher_FEB23_2022_test_equal.vhd (/lall_christopher_feb23_test_equal) - Default :::::: 🛨 🗗 🔀
  Ln#
                                                                                                    ] ← Now → [
   9
       port ( I0, I1 : in std logic;
        Eq : out std_logic );
  1.0
        end component;
  11
  12
        signal pl, p0, pout : std_logic;
  13
         signal error : std_logic := '0';
  14
        begin
  15
        uut: Lall_Christopher_FEB23_equal port map (I0 => p0, I1 => p1, Eq => pout);
      process
  17
         begin
        p0 <= '1';
  18
        p1 <= '0';
  19
         wait for 1 ns;
  20
  21  if (pout = '1') then
        error <= '1';
  22
  23
         end if;
  24
         wait for 200 ns;
  25
        p0 <= '1';
        p1 <= '1';
  26
  27
         wait for 1 ns;
  28 | if (pout = '0') then
        error <= '1';
  29
  30
         end if;
         wait for 200 ns;
  31
  32
        p0 <= '0';
       p1 <= '1';
  33
         wait for 1 ns;
  34
  35  if (pout = '1') then
        error <= '1';
  36
  37
         end if;
  38
         wait for 200 ns;
  39
        p0 <= '0';
        p1 <= '0';
  40
         wait for 1 ns;
  41
  42 | if (pout = '0') then
        error <= '1';
  43
        end if;
wait for 200 ns;
  44
  45
      pif (error = '0') then
 47 → | propert "No errors detected. Simulation successful" severity
48 | failure;
49 □ else
        report "Error detected" severity failure;
  50
        end if;
end process;
  51
  52
      end arch_test;
  53
  54
```

Figure 20. File Popup

```
* ** Failure: No errors detected. Simulation successful
```

Figure 21. No errors detected 1 bit test equal, 1 bit test

2 Bit:




Figure 22. Compilation Report 2 bit




Figure 23. Compilation Report 2 bit test




Figure 24. Adding Files to Project 2 bit




Figure 25. Compiling 2 bit files

- # Compile of Lall Christopher FEB23 2022 test two bit equal.vhd was successful.
- # Compile of Lall_Christopher_FEB23_2022_two_bit_equal.vhd was successful.

Figure 26. Compilation




Figure 27. All 0's




Figure 28. All 1's




Figure 29. 10 10 2 bit




Figure 30. 01 00 1 bit



Figure 31. End 2 bit Sim

```
Ln#
                                                                                   [t | ■ Now | *]
40
      wait for 200 ns;
     p0 <= "11";
41
     pl <= "00";
42
     wait for 1 ns;
43
error <= '1';
45
     end if;
46
47
     wait for 200 ns;
     p0 <= "11";
48
     p1 <= "11";
49
     wait for 1 ns;
50
error <= '1';
52
53
     end if;
54
     wait for 200 ns;
55
     p0 <= "10";
     p1 <= "11";
57
     wait for 1 ns;
58  if (pout = '1') then
59
                  error <= '1';
60
     end if;
     wait for 200 ns;
61
62
     p0 <= "10";
     p1 <= "10";
63
64
     wait for 1 ns;
65 pif (pout = '0') then
                  error <= '1';
66
67
     end if;
68
     wait for 200 ns;
69
     p0 <= "11";
70
     p1 <= "01";
71
     wait for 1 ns;
error <= '1';
73
74
     end if;
75
     wait for 200 ns;
76
77
   if (error = '0') then
78
                                 report "No errors detected. Simulation successful" severity
79
     failure;
80
                    else
81 🔷
                                        report "Error detected" severity failure;
     end if;
end process;
82
end proces.
end arch_test;
85
```

Figure 32. File Error

8 Bit:




Figure 33. 8 bit waves

Figure 34.8 bit file



Figure 35. 8 bit test waves, unsure why redline

```
library isse;
use isses.std_logic_lit(4.al);
end test_sight_bit_equal_port_map is
end test_sight_bit_equal_port_map;

General sets of test_sight_bit_equal_port_map is
Goosponent sight_bit_equal_port_map
asgo rost std_logic;
asgo rost std_logic;
end component;
signal pop : std_logic_vector(? downto 0);
signal pop : std_logic_vector(? downto 0);
signal pop : std_logic;
signal pop : st
```

Figure 36. 8 bit test file

Explanation & analysis

In the above screenshots, you can see that I went through each 1 bit, 2 bit, and 8 bit comparator vhdl files. I then compiled each to make sure that there were no errors. After doing this, I then imported the files to modelsim to run simulations on them. The results above tell us that we were able to successfully get the right results for the most part. I was also introduced to the comparators and these created comparator files allowed us to visualize the waveforms in which we compared to the truth table. We then verify our results and conclude that it matches with the truth table.

Conclusion

In conclusion, I was able to created the 1 bit, 2 bit, and 8 bit comparator vhdl files by following the tutorial. Once it was simulated in modelsim, I was able to verify that the waves matched the truth table. With this being said I learned how to more familiarize myself with project creation and simulations.