

Christopher Lall

CSc 342/343 – Lab 3: Adder

Professor Gertner

Due: March 6<sup>th</sup>, 2022

## Table of Contents

Objective: .....	3
Screenshots: .....	3
Half Adder: .....	3
Full Adder: .....	5
4-bit Adder: .....	7
4-bit Adder/Subtractor: .....	8
N-bit adder: .....	9
N-bit adder as 4bit: .....	11
N-bit adder as 32bit: .....	13
LPM: .....	15
Test Bench: .....	19
Analysis & Explanations: .....	21
4Bit Explanation for each operand case: .....	21
32Bit Explanation for each operand case: .....	21
Conclusion: .....	21

## Objective:

The goal of this lab is to design half adder, 1-bit full adder, 4-bit adder, 4-bit adder/subtractor, and n-bit adder/subtractor in VHDL. We are then going to verify our output from ModelSim with the respective truth tables for each adder.

## Screenshots:

Below will be the screenshots for all required tasks.

### Half Adder:

```

1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3
4  entity Lall_Christopher_MARCH6_2022_half_adder is
5
6  port ( Lall_Christopher_MARCH6_2022_inputA : in STD_LOGIC;
7        Lall_Christopher_MARCH6_2022_inputB : in STD_LOGIC;
8        Lall_Christopher_MARCH6_2022_Sum : out STD_LOGIC;
9        Lall_Christopher_MARCH6_2022_Carry: out STD_LOGIC);
10 end Lall_Christopher_MARCH6_2022_half_adder;
11
12 architecture Lall_Christopher_MARCH6_2022_task1 of Lall_Christopher_MARCH6_2022_half_adder is
13
14 begin
15
16 p1: process(Lall_Christopher_MARCH6_2022_inputA, Lall_Christopher_MARCH6_2022_inputB)
17 begin
18     Lall_Christopher_MARCH6_2022_Sum<= Lall_Christopher_MARCH6_2022_inputA xor Lall_Christopher_MARCH6_2022_inputB;
19 end process;
20
21 p2: process(Lall_Christopher_MARCH6_2022_inputA, Lall_Christopher_MARCH6_2022_inputB)
22 begin
23     Lall_Christopher_MARCH6_2022_Carry<=Lall_Christopher_MARCH6_2022_inputA and Lall_Christopher_MARCH6_2022_inputB;
24 end process;
25
26 end Lall_Christopher_MARCH6_2022_task1;
27
28
29
30

```

Figure 1. Half adder VHDL code




Figure 2. Half adder output from both inputs being 0




Figure 3. Half adder output where inputs are 0 and 1




Figure 4. Half adder output where inputs are 1 and 0




Figure 5. Half adder output where both inputs are 1

## Full Adder:

```

1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3
4  entity Lall_christopher_MARCH6_2022_Full_Adder is
5  port (Lall_Christopher_MARCH6_2022_inputA, Lall_Christopher_MARCH6_2022_inputB, cin: in std_logic;
6        Lall_Christopher_MARCH6_2022_sum, Cout : out std_logic);
7  end Lall_Christopher_MARCH6_2022_Full_Adder;
8
9  architecture Lall_Christopher_MARCH6_2022_task2 of Lall_Christopher_MARCH6_2022_Full_Adder is
10
11    -- temp variables to allow one half adder's results to be pushed into the second one
12    signal temp1, temp2, temp3 : std_logic;
13
14  begin
15
16    P1: process (Lall_Christopher_MARCH6_2022_inputA, Lall_Christopher_MARCH6_2022_inputB)
17    begin
18      temp1 <= Lall_Christopher_MARCH6_2022_inputA xor Lall_Christopher_MARCH6_2022_inputB;
19      temp2 <= Lall_Christopher_MARCH6_2022_inputA and Lall_Christopher_MARCH6_2022_inputB;
20    end process;
21
22    P2: process (temp1, temp2, cin)
23    begin
24      Lall_Christopher_MARCH6_2022_sum <= temp1 xor cin;
25      temp3 <= temp1 and cin;
26      Cout <= temp2 or temp3;
27    end process;
28  end Lall_Christopher_MARCH6_2022_task2;
29
30
31
32

```

Figure 6. Full adder VHDL code




Figure 7. Full adder output where inputs are 0 1 0



Figure 8. Full adder output where inputs are 1 1 0



Figure 9. Full adder output where input is 1 1 1




Figure 10. Full adder output where input is 0 0 0

## 4-bit Adder:

```

1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3
4  entity Lall_Christopher_MARCH6_2022_four_bit_Adder is
5  port ( Lall_Christopher_MARCH6_2022_inputA : in STD_LOGIC_VECTOR (3 downto 0);
6        Lall_Christopher_MARCH6_2022_inputB : in STD_LOGIC_VECTOR (3 downto 0);
7        cin : in STD_LOGIC;
8        Lall_Christopher_MARCH6_2022_sum : out STD_LOGIC_VECTOR (3 downto 0);
9        Cout : out STD_LOGIC);
10 end Lall_Christopher_MARCH6_2022_four_bit_Adder;
11
12 architecture Lall_Christopher_MARCH6_2022_task3 of Lall_Christopher_MARCH6_2022_four_bit_Adder is
13
14 component Lall_Christopher_MARCH6_2022_Full_Adder
15 port ( Lall_Christopher_MARCH6_2022_inputA : in STD_LOGIC;
16        Lall_Christopher_MARCH6_2022_inputB : in STD_LOGIC;
17        cin : in STD_LOGIC;
18        Lall_Christopher_MARCH6_2022_sum : out STD_LOGIC;
19        Cout : out STD_LOGIC);
20 end component;
21
22 signal c1,c2,c3: STD_LOGIC;
23
24 begin
25
26 FA1: Lall_Christopher_MARCH6_2022_Full_Adder port map( Lall_Christopher_MARCH6_2022_inputA(0), Lall_Christopher_MARCH6_2022_inputB(0), cin, c1, c2, c3);
27 FA2: Lall_Christopher_MARCH6_2022_Full_Adder port map( Lall_Christopher_MARCH6_2022_inputA(1), Lall_Christopher_MARCH6_2022_inputB(1), c1, c2, c3, c1);
28 FA3: Lall_Christopher_MARCH6_2022_Full_Adder port map( Lall_Christopher_MARCH6_2022_inputA(2), Lall_Christopher_MARCH6_2022_inputB(2), c2, c3, c1, c2);
29 FA4: Lall_Christopher_MARCH6_2022_Full_Adder port map( Lall_Christopher_MARCH6_2022_inputA(3), Lall_Christopher_MARCH6_2022_inputB(3), c3, c1, c2, c3);
30
31 end Lall_Christopher_MARCH6_2022_task3;
32
33

```

Figure 11. 4-bit Adder VHDL code




Figure 12. 4-bit Adder output where inputs are 0001 and 0001 with cin as 0




Figure 13. 4-bit Adder output where inputs are 0101 and 0101 with cin as 0




Figure 14. 4-bit Adder output where input is 1001 and 1001 with cin 0

## 4-bit Adder/Subtractor:

```

1  library ieee;
2  use ieee.std_logic_1164.all;
3  use ieee.std_logic_arith.all;
4  use ieee.std_logic_unsigned.all;
5
6  entity Lall_Christopher_MARCH6_2022_four_Bit_Adder_subtract is
7
8
9  port (
10     Lall_Christopher_MARCH6_2022_inputA : in STD_LOGIC_VECTOR(3 downto 0);
11     Lall_Christopher_MARCH6_2022_inputB : in STD_LOGIC_VECTOR(3 downto 0);
12     Lall_Christopher_MARCH6_2022_Sum : out STD_LOGIC_VECTOR(3 downto 0);
13     Lall_Christopher_MARCH6_2022_Carry : out STD_LOGIC; --carry flag
14     Lall_Christopher_MARCH6_2022_obit : in STD_LOGIC;
15     Lall_Christopher_MARCH6_2022_Overflow : out STD_LOGIC);
16
17  end Lall_Christopher_MARCH6_2022_four_Bit_Adder_subtract;
18
19  architecture Lall_Christopher_MARCH6_2022_task4 of Lall_Christopher_MARCH6_2022_four_Bit_Adder_subtract is
20
21     --the carry vector is c and the adder vector is d
22     signal c : STD_LOGIC_VECTOR(4 downto 0);
23     signal d : std_logic_vector(3 downto 0);
24
25  begin
26
27     d <= Lall_Christopher_MARCH6_2022_inputB xor Lall_Christopher_MARCH6_2022_obit & Lall_Christopher_MARCH6_2022_obit &
28     c(0) <= Lall_Christopher_MARCH6_2022_obit;
29     Lall_Christopher_MARCH6_2022_Sum <= Lall_Christopher_MARCH6_2022_inputA xor d xor c(3 downto 0);
30     c(4 downto 1) <= (Lall_Christopher_MARCH6_2022_inputA and d) or (c(3 downto 0) and (Lall_Christopher_MARCH6_2022_in
31     Lall_Christopher_MARCH6_2022_Carry <= c(3);
32     Lall_Christopher_MARCH6_2022_Overflow <= c(3) xor c(4);
33
34
35
36
37
38  end Lall_Christopher_MARCH6_2022_task4;
39

```

Figure 15. 4-bit Adder/Subtractor VHDL code






Figure 16. 4-bit Adder/Subtractor adder output where input is 0011(3) and 0011(3)




Figure 17. 4-bit Adder/Subtractor subtraction output where input is 0111 (7) and 0011(3)

### N-bit adder:

```

1  LIBRARY IEEE;
2  USE ieee.std_logic_1164.ALL;
3  USE ieee.std_logic_signed.ALL;
4
5
6  ENTITY Lall_christopher_MARCH6_2022_nBit_Adder_subtract IS
7    generic(n: natural :=4);
8    PORT(Lall_christopher_MARCH6_2022_A : IN std_logic_vector(n-1 DOWNT0 0);
9          Lall_christopher_MARCH6_2022_B : IN std_logic_vector(n-1 DOWNT0 0);
10         Lall_christopher_MARCH6_2022_OP : IN std_logic;
11         Lall_christopher_MARCH6_2022_R : OUT std_logic_vector (n-1 DOWNT0 0);
12         Lall_christopher_MARCH6_2022_O : OUT std_logic
13    );
14  END Lall_christopher_MARCH6_2022_nBit_Adder_subtract;
15
16  ARCHITECTURE Lall_christopher_MARCH6_2022_N_BIT_Adder_subtract OF Lall_christopher_MARCH6_2022_nBit_Adder_subtract IS
17    SIGNAL result_temp : std_logic_vector(n-1 DOWNT0 0);
18  BEGIN
19    result_temp <= (Lall_christopher_MARCH6_2022_A + Lall_christopher_MARCH6_2022_B) WHEN (Lall_christopher_MARCH6_2
20    Lall_christopher_MARCH6_2022_O <= '1' WHEN (Lall_christopher_MARCH6_2022_OP='0' AND Lall_christopher_MARCH6_2
21    (Lall_christopher_MARCH6_2022_OP='1' AND Lall_christopher_MARCH6_2022_A(n-1)/=Lall_chris
22    Lall_christopher_MARCH6_2022_R <= result_temp;
23  END Lall_christopher_MARCH6_2022_N_BIT_Adder_subtract;

```

Figure 18. N-bit adder VHDL code

```

1  LIBRARY IEEE;
2  USE ieee.std_logic_1164.ALL;
3  USE ieee.std_logic_signed.ALL;
4
5
6  ENTITY Lall_Christopher_MARCH6_2022_nBit_Adder_sub IS
7  generic(n: natural :=4);
8  PORT(Lall_Christopher_MARCH6_2022_A      : IN std_logic_vector(n-1 DOWNTO 0);
9       Lall_Christopher_MARCH6_2022_B      : IN std_logic_vector(n-1 DOWNTO 0);
10      Lall_Christopher_MARCH6_2022_OP      : IN std_logic;
11      Lall_Christopher_MARCH6_2022_R      : OUT std_logic_vector (n-1 DOWNTO 0);
12      Lall_Christopher_MARCH6_2022_O      : OUT std_logic;
13      Lall_Christopher_MARCH6_2022_Z      : OUT std_logic;
14      Lall_Christopher_MARCH6_2022_N      : OUT std_logic;
15  );
16  END Lall_Christopher_MARCH6_2022_nBit_Adder_sub;
17
18  ARCHITECTURE Lall_Christopher_MARCH6_2022_nBit_Adder_sub OF Lall_Christopher_MARCH6_2022_nBit_Adder_sub IS
19  SIGNAL result_temp : std_logic_vector(n-1 DOWNTO 0);
20
21  BEGIN
22      result_temp <= (Lall_Christopher_MARCH6_2022_A + Lall_Christopher_MARCH6_2022_B) WHEN (Lall_Christopher_MARCH6_2
23      Lall_Christopher_MARCH6_2022_O <= '1' WHEN (Lall_Christopher_MARCH6_2022_OP='0' AND Lall_Christopher_MARCH6_2
24      (Lall_Christopher_MARCH6_2022_OP='1' AND Lall_Christopher_MARCH6_2022_A(n-1)/=Lall_Christopher_MARCH6_2
25      Lall_Christopher_MARCH6_2022_Z <= '1' when result_temp = "0000" else '0';
26      Lall_Christopher_MARCH6_2022_N <= result_temp(result_temp'high);
27      Lall_Christopher_MARCH6_2022_R <= result_temp;
28  END Lall_Christopher_MARCH6_2022_nBit_Adder_sub;

```

Figure 19. n-bit adder with flags VHDL code

### 3. Waveforms for task 8 in Model-Sim for N=4, and N=32

In waveforms You must use the following operands

- Most Positive N bit integer + 1
- Most Positive N bit integer - 1
- Most Negative N bit integer + 1
- Most Negative N bit integer – 1
- Most Positive N bit integer- Most Negative N bit integer
- Most Positive N bit integer+ Most Negative N bit integer
- Most Positive N bit integer- Most Positive N bit integer

Figure 20. Waveform requirements

N-bit adder as 4bit:




Figure 21. N-bit adder/sub as 4bit. Case 3a waveform




Figure 22. N-bit adder as 4bit. Case 3b waveform




Figure 23. N-bit adder as 4bit. Case 3c waveform




Figure 24. N-bit adder as 4bit. Case 3d waveform




Figure 25. N-bit adder as 4bit. Case 3e waveform




Figure 26. N-bit adder as 4bit. Case 3f waveform




Figure 27. N-bit adder as 4bit. Case 3g waveform

N-bit adder as 32bit:




Figure 28. N-bit adder as 32bit. Case 3a waveform




Figure 29. N-bit adder as 32bit. Case 3b waveform




Figure 30. N-bit adder as 32bit. Case 3c waveform




Figure 31. N-bit adder as 32bit. Case 3d waveform




Figure 32. N-bit adder as 32bit. Case 3e waveform




Figure 33. N-bit adder as 32bit. Case 3f waveform




Figure 34. N-bit adder as 32bit. Case 3g waveform

LPM:

```

37  LIBRARY ieee;
38  USE ieee.std_logic_1164.all;
39
40  LIBRARY lpm;
41  USE lpm.all;
42
43  ENTITY Lall_Christopher_MARCH6_2022_lpm IS
44  PORT
45  (
46      add_sub      : IN STD_LOGIC ;
47      dataa        : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
48      datab        : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
49      cout         : OUT STD_LOGIC ;
50      overflow      : OUT STD_LOGIC ;
51      result       : OUT STD_LOGIC_VECTOR (7 DOWNTO 0)
52  );
53  END Lall_Christopher_MARCH6_2022_lpm;
54
55  ARCHITECTURE SYN OF lall_christopher_march6_2022_lpm IS
56
57      SIGNAL sub_wire0 : STD_LOGIC ;
58      SIGNAL sub_wire1 : STD_LOGIC ;
59      SIGNAL sub_wire2 : STD_LOGIC_VECTOR (7 DOWNTO 0);
60
61
62
63
64      COMPONENT lpm_add_sub
65      GENERIC (
66          lpm_direction      : STRING;
67          lpm_hint            : STRING;
68          lpm_representation  : STRING;
69          lpm_type            : STRING;
70          lpm_width          : NATURAL
71      );
72      PORT (
73          add_sub : IN STD_LOGIC ;
74          dataa   : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
75          datab   : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
76          cout    : OUT STD_LOGIC ;
77          overflow : OUT STD_LOGIC ;
78          result  : OUT STD_LOGIC_VECTOR (7 DOWNTO 0)
79      );
80
81  END COMPONENT;
82
83  BEGIN
84      cout      <= sub_wire0;
85      overflow   <= sub_wire1;
86      result    <= sub_wire2(7 DOWNTO 0);
87
88      LPM_ADD_SUB_component : LPM_ADD_SUB
89      GENERIC MAP (
90          lpm_direction => "UNUSED",
91          lpm_hint      => "ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO",
92          lpm_representation => "SIGNED",
93          lpm_type      => "LPM_ADD_SUB",
94          lpm_width    => 8
95      )
96      PORT MAP (
97          add_sub => add_sub,
98          dataa  => dataa,
99          datab  => datab,
100         cout   => sub_wire0,
101         overflow => sub_wire1,
102         result => sub_wire2
103     );
104
105  END SYN;
106
107

```

Figure 35. VHDL Code lpm

Wave - Default		
	Msgs	
/all_christopher_ma...	1	
+ /all_christopher_ma...	7F	7F
+ /all_christopher_ma...	01	01
+ /all_christopher_ma...	80	80
/all_christopher_ma...	0	
/all_christopher_ma...	1	

Figure 36. LPM case 3a

Wave - Default		
	Msgs	
/all_christopher_ma...	0	
+ /all_christopher_ma...	7F	7F
+ /all_christopher_ma...	01	01
+ /all_christopher_ma...	7E	7E
/all_christopher_ma...	1	
/all_christopher_ma...	0	

Figure 37. LPM case 3b

Wave - Default		
	Msgs	
/all_christopher_ma...	1	
+ /all_christopher_ma...	80	80
+ /all_christopher_ma...	01	01
+ /all_christopher_ma...	81	81
/all_christopher_ma...	0	
/all_christopher_ma...	0	

Figure 38. LPM case 3c



Wave - Default		
	Msgs	
/lall_christopher_ma...	0	
+ /lall_christopher_ma...	80	80
+ /lall_christopher_ma...	01	01
+ /lall_christopher_ma...	7F	7F
/lall_christopher_ma...	1	
/lall_christopher_ma...	1	

Figure 39. LPM case 3d

Wave - Default		
	Msgs	
/lall_christopher_ma...	0	
+ /lall_christopher_ma...	7F	7F
+ /lall_christopher_ma...	80	80
+ /lall_christopher_ma...	FF	FF
/lall_christopher_ma...	0	
/lall_christopher_ma...	1	

Figure 40. LPM case 3e

Wave - Default		
	Msgs	
/lall_christopher_ma...	1	
+ /lall_christopher_ma...	7F	7F
+ /lall_christopher_ma...	80	80
+ /lall_christopher_ma...	FF	FF
/lall_christopher_ma...	0	
/lall_christopher_ma...	0	

Figure 41. LPM case 3f










Wave - Default		
	Msgs	
 /lall_christopher_ma...	0	
  /lall_christopher_ma...	7F	7F
  /lall_christopher_ma...	7F	7F
  /lall_christopher_ma...	00	00
 /lall_christopher_ma...	1	
 /lall_christopher_ma...	0	

Figure 42. LPM case 3g

## Test Bench:

```

1  library ieee;
2  use ieee.std_logic_1164.all;
3  use ieee.numeric_std.all;
4  use std.textio.all;
5
6  entity Lall_Christopher_MARCH6_2022_16bit is
7  | end Lall_Christopher_MARCH6_2022_16bit;
8
9  architecture arch_test of Lall_Christopher_MARCH6_2022_16bit is
10 | component Lall_Christopher_MARCH6_2022_add_sub
11 | PORT(
12 |   A : IN std_logic_vector(15 downto 0); --16 bit input A
13 |   B : IN std_logic_vector(15 downto 0); --16 bit input B
14 |   X : OUT std_logic_vector(15 downto 0); --output
15 |   C : OUT std_logic; --carry out
16 |   S : IN std_logic --Select Bit
17 | );
18 | END COMPONENT;
19
20 | --Define Inputs as internal signal
21 | signal A : std_logic_vector(15 downto 0) := (others => '0');
22 | signal B : std_logic_vector(15 downto 0) := (others => '0');
23 | signal S : std_logic := '0';
24
25 | --Define Outputs as internal signal
26 | signal X : std_logic_vector(15 downto 0);
27 | signal C : std_logic;
28 | signal error : std_logic := '0';
29
30 | begin
31 | uut: Lall_Christopher_MARCH6_2022_add_sub |
32 | PORT MAP (
33 |   A => A, -- Definition of the Unit Under Test
34 |   B => B,
35 |   X => X,
36 |   C => C,
37 |   S => S
38 | );
39 | process
40 | begin
41 |   S<='1';
42 |   A<="0000000000000011";
43 |   B<="0000000000000011";
44 |   wait for 100 ns;
45 |   if (X /= "000000000000011") then
46 |     error <= '1';
47 |   end if;
48 |   wait for 100 ns;
49 |   if (error = '0') then
50 |     report "No errors detected. simulation successful " & " A: " & integer'image(to_integer(unsigned(A))) & " B: " & integer'image(to_int
51 |     failure;
52 |   else
53 |     report "Error detected " & " A: " & integer'image(to_integer(unsigned(A))) & " B: " & integer'image(to_integer(unsigned(B)))
54 |   end if;
55 | end process;
56 | end arch_test;
57

```

Figure 43. VHDL code for test bench

```

1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3  use IEEE.NUMERIC_STD.ALL;
4  use IEEE.STD_LOGIC_UNSIGNED.ALL;
5
6  entity Lall_Christopher_MARCH6_2022_add_sub is
7  port(A,B:in std_logic_vector(15 downto 0); --two 16 bit inputs
8       X:out std_logic_vector(15 downto 0); --output
9       C:out std_logic; --Carry output
10      S:in std_logic); --Select Bit to define Addition or subtraction
11
12  end Lall_Christopher_MARCH6_2022_add_sub;
13
14  architecture Behavioral of Lall_Christopher_MARCH6_2022_add_sub is
15  signal Y:std_logic_vector(16 downto 0); -- Define internal signal Y
16  begin
17  process (A,B,S) --Process with process variables A, B, and S
18  begin
19
20  case S is
21  when '0' => --S=0 defines the subtraction operation
22      Y<=('0' & A)-('0' & B);
23  when others => --S=1 defines the Addition operation
24      Y<=('0' & A)+('0' & B);
25  end case;
26  end process;
27  C<=Y(16); -- Assignment of the 17th bit as carry out
28  X<=Y(15 downto 0); -- Assignment of the 1 to 16th bit as 16-bit sum or difference
29  end Behavioral;

```

Figure 44. VHDL code for add\_sub

```

-- --
A<="00000000000000011";
B<="00000000000000011";
wait for 100 ns;
if (X /= "000000000000011") then
error <= '1';
end if;
wait for 100 ns;
if (error = '0') then
report "No errors detected. Simulation successful " & " A: " & integer'image(to_integer(unsigned(A))) & " B: " & integer'image
failure;
else
report "Error detected " & " A: " & integer'image(to_integer(unsigned(A))) & " B: " & integer'image(to_integer(unsigned
end if;

```

Figure 45. Error code lines in code

```

** Failure: No errors detected. Simulation successful A: 3 B: 3 Result: 6
Time: 200 ns Iteration: 0 Process: /lall_christopher_march6_2022_16bit/line__40 File: C:/Desktop/Lall_Christopher_MARCH6_2022_ADDER/Lall_Christopher_MARCH6_2022_16bit.vhd

```

Figure 46. test bench success

```

Failure: Error detected A: 7 B: 3 Incorrect Result: 9 Expected Result: 10
Time: 200 ns Iteration: 0 Process: /lall_christopher_march6_2022_16bit/line__40 File: C:/Desktop/Lall_Christopher_MARCH6_2022_ADDER/Lall_Christopher_MARCH6_2022_16bit.vhd

```

Figure 47. test bench fail case

## Analysis & Explanations:

Each of the VHDL codes allowed us to run a simulation in ModelSim to provide the operand cases. For some files such as the 4bit adder, we are required to add a subtractor which allow us to use operands in ModelSim. With these operands, we can change the type of math we want to be done. In these cases, except for the lpm file, 0 is addition and 1 is subtraction, whereas in the lpm file, it is the opposite. We also have two input waves which allow us to set each operand case and an output which we set to print in hexadecimal.

### 4Bit Explanation for each operand case:

3a) Most positive 4-bit integer is 0111 which is 7, 7+1 is 8

3b) Most positive 4-bit integer is 0111 which is 7, 7-1 is 6

3c) Most negative 4-bit integer is 1000 which is 8, 8+1 is 9

3d) Most negative 4-bit integer is 1000 which is 8, 8-1 is 7

3e) Most positive 4-bit int – most negative 4-bit int is -1

3f) Most positive 4-bit int + most negative 4-bit int is -1

3g) Most positive 4-bit int - most positive 4-bit int is 0

### 32Bit Explanation for each operand case:

3a) Most positive 32-bit integer is 7FFFFFFF + 00000001 = 80000000

3b) Most positive 32-bit integer is 7FFFFFFF – 00000001 = 7FFFFFFE

3c) Most negative 32-bit integer is 80000000 + 00000001 = 80000001

3d) Most negative 32-bit integer is 80000000 – 00000001 = 80000001

3e) Most positive 32-bit integer 7FFFFFFF - most negative 32-bit integer 80000000 = FFFFFFFF

3f) Most positive 32-bit integer 7FFFFFFF + most negative 32-bit integer 80000000 = FFFFFFFF

3g) Most positive 32-bit integer 7FFFFFFF - most positive 32-bit integer 7FFFFFFF = 0

## Conclusion:

In conclusion, I was able to create each required tasks VHDL file. I then imported the files to ModelSim in which I got my wave files. I was able to successfully do each task.