Christopher Lall

CSc 342/343 – Lab 3: Adder

Professor Gertner

Due: March 6^{th,} 2022

Table of Contents

Objective:	3
Screenshots:	
Half Adder:	
Full Adder:	
4-bit Adder:	
4-bit Adder/Subtractor:	
N-bit adder:	
N-bit adder as 4bit:	11
N-bit adder as 32bit:	
LPM:	15
Test Bench:	19
Analysis & Explanations:	21
4Bit Explanation for each operand case:	21
32Bit Explanation for each operand case:	21
Conclusion:	21

Objective:

The goal of this lab is to design half adder, 1-bit full adder, 4-bit adder, 4-bit adder/subtractor, and n-bit adder/subtractor in VHDL. We are then going to verify our output from ModelSim with the respective truth tables for each adder.

Screenshots:

Below will be the screenshots for all required tasks.

Half Adder:

Figure 1. Half adder VHDL code




Figure 2. Half adder ouput from both inputs being 0




Figure 3. Half adder output where inputs are 0 and 1




Figure 4. Half adder output where inputs are 1 and 0




Figure 5. Half adder output where both inputs are 1

Full Adder:

Figure 6. Full adder VHDL code




Figure 7. Full adder output where inputs are 0 1 0




Figure 8. Full adder output where inputs are 1 1 0



Figure 9. Full adder output where input is 1 1 1



Figure 10. Full adder output where input is 0 0 0

4-bit Adder:

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

Bentity Lall_christopher_MARCH6_2022_four_bit_Adder is

Port (Lall_christopher_MARCH6_2022_inputA : in STD_LOGIC_VECTOR (3 downto 0);

Lall_christopher_MARCH6_2022_inputB : in STD_LOGIC_VECTOR (3 downto 0);

cin : in STD_LOGIC;

Lall_christopher_MARCH6_2022_sum : out STD_LOGIC_VECTOR (3 downto 0);

cout : out STD_LOGIC;

end Lall_christopher_MARCH6_2022_four_bit_Adder;

Barchitecture Lall_christopher_MARCH6_2022_task3 of Lall_christopher_MARCH6_2022_four_bit_adder is

Component Lall_christopher_MARCH6_2022_Full_Adder

Port (Lall_christopher_MARCH6_2022_inputA : in STD_LOGIC;

Lall_christopher_MARCH6_2022_inputB : in STD_LOGIC;

Lall_christopher_MARCH6_2022_sum : out STD_LOGIC;

cout : out STD_LOGIC;

end component;

signal cl,c2,c3: STD_LOGIC;

begin

FAL: Lall_christopher_MARCH6_2022_Full_Adder port map( Lall_christopher_MARCH6_2022_inputA(1), Lall_christopher_MARCH6_2022_inputA(2), Lall_christopher_MARCH6_2022_inputA(2), Lall_christopher_MARCH6_2022_inputA(2), Lall_christopher_MARCH6_2022_inputA(3), Lall_christopher_MARCH6_2
```

Figure 11. 4-bit Adder VHDL code




Figure 12. 4-bit Adder output where inputs are 0001 and 0001 with cin as 0




Figure 13. 4-bit Adder output where inputs are 0101 and 0101 with cin as 0




Figure 14. 4-bit Adder output where input is 1001 and 1001 with cin 0

4-bit Adder/Subtractor:

```
| Tibrary ieee, | use | ieee, std. | ogic_unsigned, all; | ogic_
```

Figure 15. 4-bit Adder/Subtractor VHDL code




Figure 16. 4-bit Adder/Subtractor adder output where input is 0011(3) and 0011(3)




Figure 17. 4-bit Adder/Subtractor subtraction output where input is 0111 (7) and 0011(3)

N-bit adder:

Figure 18. N-bit adder VHDL code

```
LIBRARY IEEE;
USE ieee.std_logic_1164.ALL;
USE ieee.std_logic_signed.ALL;

| SE ieee.std_logic_signed.ALL;
| SE ieee.std_logic_signed.ALL;
| SE ieee.std_logic_signed.ALL;
| SE ieee.std_logic_signed.ALL;
| SE ieee.std_logic_signed.ALL;
| SE ieee.std_logic_signed.ALL;
| SE ieee.std_logic_signed.ALL;
| SE ieee.std_logic_signed.ALL;
| SE ieee.std_logic_signed.ALL;
| SE ieee.std_logic_signed.ALL;
| SE ieee.std_logic_signed.ALL;
| SE ieee.std_logic_signed.ALL;
| SE ieee.std_logic_signed.ALL;
| SE ieee.std_logic_signed.ALL;
| SE ieee.std_logic_signed.ALL;
| SE ieee.std_logic_signed.ALL;
| SE ieee.std_logic_signed.ALL;
| SE ieee.std_logic_signed.ALL;
| SE ieee.std_logic_signed.ALL;
| SE ieee.std_logic_signed.ALL;
| SE ieee.std_logic_signed.ALL;
| SE ieee.std_logic_signed.ALL;
| SE ieee.std_logic_signed.ALL;
| SE ieee.std_logic_signed.ALL;
| SE ieee.std_logic_signed.ALL;
| SE ieee.std_logic_signed.ALL;
| SE ieee.std_logic_signed.ALL;
| SE ieee.std_logic_signed.ALL;
| SE ieee.std_logic_signed.ALL;
| SE ieee.std_logic_signed.ALL;
| SE ieee.std_logic_signed.ALL;
| SE ieee.std_logic_signed.ALL;
| SE ieee.std_logic_signed.ALL;
| SE ieee.std_logic_signed.ALL;
| SE ieee.std_logic_signed.ALL;
| SE ieee.std_logic_signed.ALL;
| SE ieee.std_logic_signed.ALL;
| SE ieee.std_logic_signed.ALL;
| SE ieee.std_logic_signed.ALL;
| SE ieee.std_logic_signed.ALL;
| SE ieee.std_logic_signed.ALL;
| Se ieee.std_logic_signed.ALL;
| SE ieee.std_logic_signed.ALL;
| Se ieee.std_logic_signed.ALL;
| Se ieee.std_logic_signed.ALL;
| Se ieee.std_logic_signed.ALL;
| Se ieee.std_logic_signed.ALL;
| Se ieee.std_logic_signed.ALL;
| Se ieee.std_logic_signed.ALL;
| Se ieee.std_logic_signed.ALL;
| Se ieee.std_logic_signed.ALL;
| Se ieee.std_logic_signed.ALL;
| Se ieee.std_logic_signed.ALL;
| Se ieee.std_logic_signed.ALL;
| Se ieee.std_logic_signed.ALL;
| Se ieee.std_logic_signed.ALL;
| Se ieee.std_logic_signed.ALL;
| Se ieee.std_logic_signed.ALL;
| Se ieee.std_logic_signed.ALL;
| Se ieee.std_logic_signed.ALL;
| Se ieee.std_logic_signed.ALL;
| Se ieee.std_logic
```

Figure 19. n-bit adder with flags VHDL code

3. Waveforms for task 8 in Model-Sim for N=4, and N=32 In waveforms You must use the following operands

- a. Most Positive N bit integer + 1
- b. Most Positive N bit integer 1
- c. Most Negative N bit integer + 1
- d. Most Negative N bit integer 1
- e. Most Positive N bit integer- Most Negative N bit integer
- f. Most Positive N bit integer+ Most Negative N bit integer
- g. Most Positive N bit integer- Most Positive N bit integer

Figure 20. Waveform requirements

N-bit adder as 4bit:




Figure 21. N-bit adder/sub as 4bit. Case 3a waveform




Figure 22. N-bit adder as 4bit. Case 3b waveform




Figure 23. N-bit adder as 4bit. Case 3c waveform




Figure 24. N-bit adder as 4bit. Case 3d waveform




Figure 25. N-bit adder as 4bit. Case 3e waveform




Figure 26. N-bit adder as 4bit. Case 3f waveform




Figure 27. N-bit adder as 4bit. Case 3g waveform

N-bit adder as 32bit:




Figure 28. N-bit adder as 32bit. Case 3a waveform




Figure 29. N-bit adder as 32bit. Case 3b waveform




Figure 30. N-bit adder as 32bit. Case 3c waveform




Figure 31. N-bit adder as 32bit. Case 3d waveform




Figure 32. N-bit adder as 32bit. Case 3e waveform




Figure 33. N-bit adder as 32bit. Case 3f waveform




Figure 34. N-bit adder as 32bit. Case 3g waveform

LPM:

```
LIBRARY ieee;
           USE ieee.std_logic_1164.all;
  38
  39
           LIBRARY lpm;
USE lpm.all;
  40
  41
  42
  43
        □ENTITY Lall_Christopher_MARCH6_2022_lpm IS
  44
               PORT
         ļ
                Ċ
  45
                                : IN STD_LOGIC;
: IN STD_LOGIC_VECTOR (7 DOWNTO 0);
: IN STD_LOGIC_VECTOR (7 DOWNTO 0);
: OUT STD_LOGIC;
  46
                    add_sub
  47
                    dataa
  48
                    datab
  49
                                     : OUT STD_LOGIC ;
: OUT STD_LOGIC_VECTOR (7 DOWNTO 0)
  50
                    overflow
  51
                    result
  52
  53
          END Lall_Christopher_MARCH6_2022_lpm;
  54
  55
  56
57
        ☐ARCHITECTURE SYN OF lall_christopher_march6_2022_lpm IS
  58
               SIGNAL sub_wire0 : STD_LOGIC ;
               SIGNAL sub_wire1 : STD_LOGIC ;
SIGNAL sub_wire2 : STD_LOGIC_VECTOR (7 DOWNTO 0);
  59
  60
  61
  62
  63
  64
               COMPONENT 1pm_add_sub
        Ė
  65
               GENERIC (
lpm_direction
        66
                                             : STRING;
                    lpm_hint : STRING;
  67
  68
                    lpm_representation
                                                       : STRING;
                                    : STRING;
  69
                    lpm_type
  70
71
72
73
                    1pm_width
                                        : NATURAL
         Ē
               PORT (
                        add_sub : IN STD_LOGIC;
dataa : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
datab : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
cout : OUT STD_LOGIC;
overflow : OUT STD_LOGIC;
result : OUT STD_LOGIC_VECTOR (7 DOWNTO 0)
  74
75
  76
77
 78
79
               );
 80
               END COMPONENT;
 81
 82
          BEGIN
                         <= sub_wire0;
 83
               overflow <= sub_wire1;
result <= sub_wire2(7 DOWNTO 0);
 84
 85
 86
               LPM_ADD_SUB_component : LPM_ADD_SUB
 87
 88
               GENERIC MAP (
                   lettc MAP (
lpm_direction => "UNUSED",
lpm_hint => "ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO",
lpm_representation => "SIGNED",
lpm_type => "LPM_ADD_SUB",
lpm_width => 8
 89
 90
 91
 92
 93
 94
 95
        ᆸ
               PORT MAP (
 96
                    add_sub => add_sub,
 97
                    dataa => dataa,
                   datab => datab,
cout => sub_wire0,
 98
 99
                   overflow => sub_wire1,
100
101
                   result => sub_wire2
               );
102
103
104
105
106
          END SYN;
107
```

Figure 35. VHDL Code Ipm




Figure 36. LPM case 3a



Figure 37. LPM case 3b




Figure 38. LPM case 3c




Figure 39. LPM case 3d




Figure 40. LPM case 3e




Figure 41. LPM case 3f




Figure 42. LPM case 3g

Test Bench:

Figure 43. VHDL code for test bench

```
library IEEE;
            use IEÉE.STD_LOGIC_1164.ALL;
            use IEEE.NUMERIC_STD.ALL;
  4
            use IEEE.STD_LOGIC_UNSIGNED.ALL;
         □ entity Lall_Christopher_MARCH6_2022_add_sub is
□ port(A,B:in std_logic_vector(15 downto 0); --two 16 bit inputs

| X:out std_logic_vector(15 downto 0); --output
| C:out std_logic; --carry output
| S:in std_logic); --Select Bit to define Addition or subtraction
 6
7
8
 9
10
11
12
           end Lall_Christopher_MARCH6_2022_add_sub;
13
14
         □architecture Behavioral of Lall_Christopher_MARCH6_2022_add_sub is Lsignal Y:std_logic_vector(16 downto 0); -- Define internal signal Y
15
16
         ⊟begin
17
         □process (A,B,S) --Process with process variables A, B, and S
18
           begin
19
20
         □case S is
| when '0' => --S=0 defines the subtraction operation Y<=('0' & A)-('0' & B); when others => --S=1 defines the Addition operation Y<=('0' & A)+('0' & B);
21
22
23
24
25
26
27
28
29
          -end case;
-end process;
C<=Y(16); -- Assignment of the 17th bit as carry out
X<=Y(15 downto 0); -- Assignment of the 1 to 16th bit as 16-bit sum or difference
end Behavioral;|</pre>
           end case;
```

Figure 44. VHDL code for add sub

Figure 45. Error code lines in code

```
: ** Failure: No errors detected. Simulation successful A: 3 B: 3 Result: 6

Time: 200 ns | Iteration: 0 | Process: /lall_christopher_march6_2022_16bit/line_40 File: C:/Desktop/Lall_Christopher_MARCH6_2022_ADDER/Lall_Christopher_MARCH6_2022_16bit.vhd
```

Figure 46. test bench success

```
Failure: Error detected A: 7 B: 3 Incorrect Result: 9 Expected Result: 10
Time: 200 ns Iteration: 0 Process: /lall_christopher_march6_2022_16bit/line_40 File: C:/Desktop/Lall_Christopher_MARCH6_2022_ADDER/Lall_Christopher_MARCH6_2022_16bit.vhd
```

Figure 47. test bench fail case

Analysis & Explanations:

Each of the VHDL codes allowed us to run a simulation in ModelSim to provide the operand cases. For some files such as the 4bit adder, we are required to add a subtractor which allow us to use operands in ModelSim. With these operands, we can change the type of math we want to be done. In these cases, except for the lpm file, 0 is addition and 1 is subtraction, whereas in the lpm file, it is the opposite. We also have two input waves which allow us to set each operand case and an output which we set to print in hexadecimal.

4Bit Explanation for each operand case:

- 3a) Most positive 4-bit integer is 0111 which is 7, 7+1 is 8
- 3b) Most positive 4-bit integer is 0111 which is 7, 7-1 is 6
- 3c) Most negative 4-bit integer is 1000 which is 8, 8+1 is 9
- 3d) Most negative 4-bit integer is 1000 which is 8, 8-1 is 7
- 3e) Most positive 4-bit int most negative 4-bit int is -1
- 3f) Most positive 4-bit int + most negative 4-bit int is -1
- 3g) Most positive 4-bit int most positive 4-bit int is 0

32Bit Explanation for each operand case:

- 3a) Most positive 32-bit integer is 7FFFFFF + 00000001 = 80000000
- 3b) Most positive 32-bit integer is 7FFFFFF 00000001 = 7FFFFFE
- 3c) Most negative 32-bit integer is 8000000 + 00000001 = 80000001
- 3d) Most negative 32-bit integer is 8000000 00000001 = 80000001
- 3e) Most positive 32-bit integer 7FFFFFFF most negative 32-bit integer 80000000 = FFFFFFFF
- 3f) Most positive 32-bit integer 7FFFFFF + most negative 32-bit integer 8000000 = FFFFFFFF
- 3g) Most positive 32-bit integer 7FFFFFF most positive 32-bit integer 7FFFFFF = 0

Conclusion:

In conclusion, I was able to create each required tasks VHDL file. I then imported the files to ModelSim in which I got my wave files. I was able to successfully do each task.