

Christopher Lall  
CSc 342/343 – Professor Gertner  
Single Cycle CPU lab  
Due 5/22/2022

## Table of Contents

Objective: .....	3
Code: .....	4
Block Diagram & Simulation: .....	22
Adder:.....	23
2:1 Mux: .....	23
Program counter:.....	24
5bit Mux: .....	24
Next Address Logic:.....	25
Instruction Register:.....	26
Instruction Memory: .....	26
Register File:.....	27
Data Memory: .....	27
ALU:.....	28
Sign Extender: .....	29
Overflow: .....	29
CPU Controller: .....	29
Single Cycle CPU:.....	30
Component Package: .....	30
Single Cycle CPU:.....	31
ADDI, ORI, ADDIU, NOR, LW Instructions: .....	31
LW, ADD, ADU, SW Instructions: .....	32
BEQ, BNE, J, SUB: .....	34
Ultimate Test:.....	34
Mips Summation:.....	36
Conclusion:.....	37

## Objective:

The goal of this lab is to create a Single Cycle CPU. It will get the sum of five int's using MIPS instructions. This is a MIPS processor with lower capabilities. All of the essential components for a MIPS CPU are coded using the VHDL language and Quartus prime. We used VHDL to program various MIPS instructions in MIPS ARMS which allowed us to manipulate instructions. It allows us to demonstrate how and what we have worked with in MIPS. In the upcoming sections, you will see vhd code of our programs that help us as they are components we need to create the CPU. Through simulation and modules and components, Quartus Prime will help us create a design that allows us to check the input and output the sum.




Figure 1. Single Cycle CPU schematic

## Code:

In this section I will only post the VHDL code. I will create another section to demonstrate simulation waveforms from MODELSIM. This code is in no particular order.

```

1  library IEEE;
2  use IEEE.STD_LOGIC_1164.all;
3  use IEEE.STD_LOGIC_signed.all;
4  use IEEE.NUMERIC_STD.all;
5
6  entity Lall_32bit_Adder is
7  port (Lall_in1 : in std_logic_vector (31 downto 0);
8       Lall_in2 : in std_logic_vector (31 downto 0);
9       Lall_out  : out std_logic_vector (31 downto 0)
10 );
11 end Lall_32bit_Adder;
12
13 architecture arch of Lall_32bit_Adder is
14 begin
15     Lall_out <= Lall_in1 + Lall_in2;
16 end arch;

```

Figure 2. VHDL code for adder

```

1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3
4  entity Lall_32bit_MUX2to1 is
5  port (Lall_S   : in STD_LOGIC;
6       Lall_A   : in STD_LOGIC_VECTOR(31 downto 0);
7       Lall_B   : in STD_LOGIC_VECTOR(31 downto 0);
8       Lall_Q   : out STD_LOGIC_VECTOR(31 downto 0));
9  end Lall_32bit_MUX2to1;
10
11 architecture arch of Lall_32bit_MUX2to1 is
12 begin
13     Lall_Q <= Lall_A when (Lall_S = '0') else Lall_B;
14 end arch;

```

Figure 3. VHDL code for 32bit 2:1 MUX

```

1  library IEEE;
2  use IEEE.std_logic_1164.all;
3
4  entity Lall_Program_Counter is
5  |   generic (N: integer := 32);
6  |   port (
7  |       Lall_clk: in std_logic;
8  |       Lall_wren: in std_logic;
9  |       Lall_data: in std_logic_vector (N-1 downto 0);
10 |       Lall_q: out std_logic_vector (N-1 downto 0)
11 |   );
12 | end Lall_Program_Counter;
13
14 architecture behavioral_reg of Lall_Program_Counter is
15 |   signal storage: std_logic_vector (N-1 downto 0);
16 |
17 | begin
18 |   P1: process (Lall_clk, Lall_wren)
19 |   |   begin
20 |       |   if(rising_edge(Lall_clk) and Lall_wren = '1')
21 |       |   |   then storage <= Lall_data;
22 |       |   |   end if;
23 |       |   end process P1;
24 |       Lall_q <= storage;
25 |   end behavioral_reg;
26

```

Figure 4. VHDL code program counter.

```

1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3
4  entity Lall_5bit_MUX2to1 is
5  |   Port (Lall_S : in STD_LOGIC;
6  |       Lall_A : in STD_LOGIC_VECTOR(4 downto 0);
7  |       Lall_B : in STD_LOGIC_VECTOR(4 downto 0);
8  |       Lall_Q : out STD_LOGIC_VECTOR(4 downto 0));
9  | end Lall_5bit_MUX2to1;
10
11 architecture arch of Lall_5bit_MUX2to1 is
12 |   begin
13 |       Lall_Q <= Lall_A when (Lall_S = '0') else Lall_B;
14 |   end arch;

```

Figure 5. VHDL code 5bit 2:1 Mux

```

2  use ieee.std_logic_1164.all;
3
4  entity Lall_NEXT_ADDRESS_LOGIC is
5  port (Lall_inst_address: in std_logic_vector (31 downto 0);
6        Lall_instruction: in std_logic_vector (31 downto 0);
7        Lall_condition: in std_logic;
8        Lall_next_address: out std_logic_vector (31 downto 0)
9        );
10 end Lall_NEXT_ADDRESS_LOGIC;
11
12 architecture arch of Lall_NEXT_ADDRESS_LOGIC is
13 component Lall_32bit_MUX2to1
14 port (Lall_S : in STD_LOGIC;
15       Lall_A : in STD_LOGIC_VECTOR(31 downto 0);
16       Lall_B : in STD_LOGIC_VECTOR(31 downto 0);
17       Lall_Q : out STD_LOGIC_VECTOR(31 downto 0));
18 end component;
19
20 component Lall_32bit_Adder
21 port (Lall_in1 : in std_logic_vector (31 downto 0);
22       Lall_in2 : in std_logic_vector (31 downto 0);
23       Lall_out : out std_logic_vector (31 downto 0)
24       );
25 end component;
26
27 signal plus4: std_logic_vector (31 downto 0) := x"00000004";
28 signal cond0_out: std_logic_vector (31 downto 0);
29 signal cond1_out: std_logic_vector (31 downto 0);
30 signal signextimm: std_logic_vector (31 downto 0);
31
32
33 begin
34   signextimm <= (13 downto 0 => Lall_instruction(15)) & Lall_instruction(15 downto 0) & "00";
35
36   Adder1: Lall_32bit_Adder Port Map (plus4, Lall_inst_address, cond0_out);
37   Adder2: Lall_32bit_Adder Port Map (cond0_out, signextimm, cond1_out);
38   MUX21: Lall_32bit_MUX2to1 Port Map (Lall_condition, cond0_out, cond1_out, Lall_next_address);
39 end arch;

```

Figure 6. VHDL code Next Address Logic

```

1  library IEEE;
2  use IEEE.std_logic_1164.all;
3
4  entity Lall_Instruction_Register is
5  generic (N: integer := 32);
6  port (
7        Lall_clk: in std_logic;
8        Lall_wren: in std_logic;
9        Lall_data: in std_logic_vector (N-1 downto 0);
10       Lall_q: out std_logic_vector (N-1 downto 0)
11       );
12 end Lall_Instruction_Register;
13
14 architecture behavioral_reg of Lall_Instruction_Register is
15
16   signal storage: std_logic_vector (N-1 downto 0);
17
18 begin
19
20   P1: process (Lall_clk, Lall_wren)
21   begin
22     if(rising_edge(Lall_clk) and Lall_wren = '1')
23     then storage <= Lall_data;
24     end if;
25   end process P1;
26   Lall_q <= storage;
27 end behavioral_reg;

```

Figure 7. VHDL code instruction register.

```

1  library ieee;
2  use ieee.std_logic_1164.all;
3  use ieee.std_logic_signed.all;
4  use ieee.numeric_std.all;
5
6  entity Lall_Instruction_Memory is
7  port (
8      Lall_address: in std_logic_vector (31 downto 0);
9      Lall_q: out std_logic_vector (31 downto 0)
10 );
11 end Lall_Instruction_Memory;
12
13 architecture arch of Lall_Instruction_Memory is
14     type mem is array(0 to 31) of std_logic_vector(31 downto 0);
15     signal rd : integer range 0 to 31;
16     signal Lall_IM: mem:= (
17         "10001100001010000000000000000000",
18         "10001100001010010000000000000001",
19         "10001100001010100000000000000010",
20         "10001100001010110000000000000011",
21         "10001100001011000000000000000100",
22         "00000001000010010111100000100001",
23         "00000001111010101000000000100001",
24         "00000010000010111000100000100001",
25         "00000010001011001001000000100001",
26         "10101100001100100000000000000000",
27         others => x"F0000000");
28
29 begin
30     process(Lall_address)
31     begin
32         rd <= to_integer(unsigned(Lall_address(6 downto 2)));
33     end process;
34     Lall_q <= Lall_IM(rd);
35 end arch;

```

Figure 8. VHDL code Instruction memory

```

1  LIBRARY ieee;
2  USE ieee.std_logic_1164.ALL;
3  use IEEE.STD_LOGIC_signed.all;
4  use IEEE.NUMERIC_STD.all;
5
6  ENTITY Lall_Register_File IS
7  PORT (Lall_clock: IN  std_logic;
8        Lall_busw: IN  std_logic_vector (31 DOWNT0 0);
9        Lall_Rw: IN std_logic_vector(4 downto 0);
10       Lall_Ra: IN  std_logic_vector(4 downto 0);
11       Lall_Rb: IN  std_logic_vector(4 downto 0);
12       Lall_Regwr: IN  std_logic;
13       Lall_busA: OUT std_logic_vector (31 DOWNT0 0);
14       Lall_busB: OUT std_logic_vector (31 DOWNT0 0)
15       );
16  END Lall_Register_File;
17
18  ARCHITECTURE arch OF Lall_Register_File IS
19      type mem is array(0 TO 31) of std_logic_vector(31 DOWNT0 0);
20      signal ram_block : mem := (others => x"00000000");
21      signal w,a,b : integer range 0 to 31;
22
23  begin
24      process (Lall_clock,Lall_Regwr, Lall_Rw,Lall_Ra, Lall_Rb)
25      begin
26          w <= to_integer(unsigned(Lall_Rw));
27          a <= to_integer(unsigned(Lall_Ra));
28          b <= to_integer(unsigned(Lall_Rb));
29          if (rising_edge(Lall_clock)) THEN
30              if (Lall_Regwr = '1') THEN
31                  ram_block(w) <= Lall_busw;
32              end if;
33          end if;
34      end process;
35      Lall_busA <= ram_block(a);
36      Lall_busB <= ram_block(b);
37  end arch;

```

Figure 9. VHDL code register file.



```

1  library ieee;
2  use ieee.std_logic_1164.all;
3  use ieee.std_logic_signed.all;
4  use ieee.numeric_std.all;
5
6  entity Lall_Data_Memory is
7  port (
8      Lall_clk: in std_logic;
9      Lall_data: in std_logic_vector (31 downto 0);
10     Lall_address: in std_logic_vector (3 downto 0);
11     Lall_wrEn: in std_logic;
12     Lall_q: out std_logic_vector (31 downto 0)
13 );
14 end Lall_Data_Memory;
15
16 architecture arch of Lall_Data_Memory is
17     type mem is array(0 to 15) of std_logic_vector(31 downto 0);
18     signal address : integer range 0 to 15;
19     signal Lall_DM: mem:= (
20         x"00000005",x"0000000A",x"0000000F",x"00000014",x"00000019",
21         others => x"00000000");
22
23 begin
24     process (Lall_clk, Lall_wrEn, Lall_address)
25     begin
26         address <= to_integer(unsigned(Lall_address));
27         if (rising_edge(Lall_clk)) then
28             if (Lall_wrEn = '1') then
29                 Lall_DM(address) <= Lall_data;
30             end if;
31         end if;
32     end process;
33     Lall_q <= Lall_DM(address);
34 end arch;

```

Figure 10. VHDL code data memory.

```

1  library ieee;
2  use ieee.std_logic_1164.all;
3  use ieee.std_logic_signed.all;
4  use ieee.numeric_std.all;
5
6  entity Lall_ALU is
7  port (
8      Lall_op: in std_logic_vector (3 downto 0);
9      Lall_in1: in std_logic_vector (31 downto 0);
10     Lall_in2: in std_logic_vector (31 downto 0);
11     Lall_sa: in std_logic_vector (4 downto 0);
12     Lall_out: out std_logic_vector (31 downto 0);
13     Lall_loreg, Lall_hireg: out std_logic_vector (31 downto 0);
14     Lall_equal: out std_logic;
15     Lall_overflow: out std_logic
16 );
17 end Lall_ALU;
18
19 architecture arch of Lall_ALU is
20
21     signal equal: std_logic := '0';
22     signal op_result, div_q, div_r: std_logic_vector(31 downto 0);
23     signal lo_reg: std_logic_vector(31 downto 0) := x"00000000";
24     signal hi_reg: std_logic_vector(31 downto 0) := x"00000000";
25     signal in1_in2_res: std_logic_vector (2 downto 0);
26
27 begin
28
29     process(Lall_op, Lall_in1, Lall_in2, op_result, lo_reg, hi_reg, Lall_sa)
30     begin
31         case Lall_op is
32             when "0000" => op_result <= Lall_in1 + Lall_in2;
33             when "0001" => op_result <= Lall_in1 - Lall_in2;
34             when "0010" => op_result <= Lall_in1 and Lall_in2;
35             when "0011" => op_result <= Lall_in1 nor Lall_in2;
36             when "0100" => op_result <= Lall_in1 or Lall_in2;
37             when "0101" => op_result <= std_logic_vector(shift_left(unsigned(Lall_in2), to_integer(unsigned(Lall_sa))));
38             when "0110" => op_result <= std_logic_vector(shift_right(unsigned(Lall_in2), to_integer(unsigned(Lall_sa))));
39             when "0111" => op_result <= std_logic_vector(shift_right(signed(Lall_in2), to_integer(unsigned(Lall_sa))));
40             when others => op_result <= x"00000000";
41         end case;
42         Lall_out <= op_result;
43         Lall_loreg <= lo_reg;
44         Lall_hireg <= hi_reg;
45     end process;
46     Lall_equal <= equal when (Lall_op = "0001") else '0';
47
48     in1_in2_res <= Lall_in1(31) & Lall_in2(31) & op_result(31);
49     flag: process (Lall_op, in1_in2_res)
50     begin
51         case Lall_op is
52             when "0000" =>
53                 if ((in1_in2_res = "001") or (in1_in2_res = "110"))
54                 then Lall_overflow <= '1';
55                 else Lall_overflow <= '0';
56                 end if;
57             when "0001" =>
58                 if ((in1_in2_res = "011") or (in1_in2_res = "100"))
59                 then Lall_overflow <= '1';
60                 else Lall_overflow <= '0';
61                 end if;
62             when others => Lall_overflow <= '0';
63         end case;
64     end process;
65 end arch;
66

```

Figure 11. VHDL code ALU

```

1  library ieee;
2  use ieee.std_logic_1164.all;
3
4  entity Lall_Extender is
5  port (
6      Lall_sel: in std_logic;
7      Lall_in : in std_logic_vector (15 downto 0);
8      Lall_out: out std_logic_vector (31 downto 0)
9  );
10 end Lall_Extender;
11
12 architecture arch of Lall_Extender is
13 begin
14     process(Lall_sel, Lall_in)
15     begin
16         case Lall_sel is
17             when '0' => Lall_out <= (15 downto 0 => '0') & Lall_in;
18             when '1' => Lall_out <= (15 downto 0 => Lall_in(15)) & Lall_in;
19             when others => Lall_out <= x"00000000";
20         end case;
21     end process;
22 end arch;

```

Figure 12. VHDL code extender.

```

1  library ieee;
2  use ieee.std_logic_1164.all;
3  use ieee.std_logic_signed.all;
4  use ieee.numeric_std.all;
5
6  entity Lall_Overflow is
7  port (Lall_op: in std_logic_vector (5 downto 0);
8      Lall_func: in std_logic_vector (5 downto 0);
9      Lall_in_vflag: in std_logic;
10     Lall_vflag: out std_logic
11 );
12 end Lall_Overflow;
13
14 architecture arch of Lall_Overflow is
15 begin
16     process (Lall_op, Lall_func, Lall_in_vflag)
17     begin
18         case Lall_op is
19             when "000000" =>
20                 if ((Lall_func = "100000") or (Lall_func = "100010")) then
21                     Lall_vflag <= Lall_in_vflag;
22                 else Lall_vflag <= '0';
23                 end if;
24             when "001000" => Lall_vflag <= Lall_in_vflag;
25             when others => Lall_vflag <= '0';
26         end case;
27     end process;
28 end arch;

```

Figure 13. VHDL code overflow

```

1  library ieee;
2  use ieee.std_logic_1164.all;
3  use ieee.std_logic_signed.all;
4  use ieee.numeric_std.all;
5
6  entity Lall_CPU_Controller is
7  port (
8      Lall_op: in std_logic_vector(5 downto 0);
9      Lall_func: in std_logic_vector(5 downto 0);
10     Lall_equal: in std_logic;
11     Lall_RegDst: out std_logic;
12     Lall_RegWr: out std_logic;
13     Lall_ALUctr: out std_logic_vector(3 downto 0);
14     Lall_MemWr: out std_logic;
15     Lall_MemToReg: out std_logic;
16     Lall_ALUSrc: out std_logic;
17     Lall_Extop: out std_logic;
18     Lall_PCsrc: out std_logic
19 );
20 end Lall_CPU_Controller;
21
22 architecture behavioral_cpuc of Lall_CPU_Controller is
23 begin
24     process(Lall_op, Lall_func, Lall_equal)
25     begin
26         case Lall_op is
27         when "000000" =>
28             case Lall_func is
29             when "100000" =>
30                 Lall_RegDst <= '1';
31                 Lall_RegWr <= '1';
32                 Lall_ALUctr <= "0000";
33                 Lall_MemWr <= '0';
34                 Lall_MemToReg <= '0';
35                 Lall_ALUSrc <= '0';
36                 Lall_Extop <= 'X';
37                 Lall_PCsrc <= '0';
38             when "100001" =>

```

Figure 14. VHDL code CPU controller pt 1

```

39      Lall_RegDst <= '1';
40      Lall_RegWr <= '1';
41      Lall_ALUctr <= "0000";
42      Lall_MemWr <= '0';
43      Lall_MemToReg <= '0';
44      Lall_ALUSrc <= '0';
45      Lall_ExtOp <= 'X';
46      Lall_PCSrc <= '0';
47      when "100010" =>
48          Lall_RegDst <= '1';
49          Lall_RegWr <= '1';
50          Lall_ALUctr <= "0001";
51          Lall_MemWr <= '0';
52          Lall_MemToReg <= '0';
53          Lall_ALUSrc <= '0';
54          Lall_ExtOp <= 'X';
55          Lall_PCSrc <= '0';
56      when "100011" =>
57          Lall_RegDst <= '1';
58          Lall_RegWr <= '1';
59          Lall_ALUctr <= "0001";
60          Lall_MemWr <= '0';
61          Lall_MemToReg <= '0';
62          Lall_ALUSrc <= '0';
63          Lall_ExtOp <= 'X';
64          Lall_PCSrc <= '0';
65      when "100100" =>
66          Lall_RegDst <= '1';
67          Lall_RegWr <= '1';
68          Lall_ALUctr <= "0010";
69          Lall_MemWr <= '0';
70          Lall_MemToReg <= '0';
71          Lall_ALUSrc <= '0';
72          Lall_ExtOp <= 'X';
73          Lall_PCSrc <= '0';
74      when "100111" =>
75          Lall_RegDst <= '1';

```

Figure 15. VHDL code CPU controller pt 2

```

76     Lall_RegWr <= '1';
77     Lall_ALUctr <= "0011";
78     Lall_MemWr <= '0';
79     Lall_MemToReg <= '0';
80     Lall_ALUSrc <= '0';
81     Lall_ExtOp <= 'X';
82     Lall_PCSrc <= '0';
83
84     when "000000" =>
85         Lall_RegDst <= '1';
86         Lall_RegWr <= '1';
87         Lall_ALUctr <= "0101";
88         Lall_MemWr <= '0';
89         Lall_MemToReg <= '0';
90         Lall_ALUSrc <= '0';
91         Lall_ExtOp <= 'X';
92         Lall_PCSrc <= '0';
93     when "000010" =>
94         Lall_RegDst <= '1';
95         Lall_RegWr <= '1';
96         Lall_ALUctr <= "0110";
97         Lall_MemWr <= '0';
98         Lall_MemToReg <= '0';
99         Lall_ALUSrc <= '0';
100        Lall_ExtOp <= 'X';
101        Lall_PCSrc <= '0';
102    when "000011" =>
103        Lall_RegDst <= '1';
104        Lall_RegWr <= '1';
105        Lall_ALUctr <= "0111";
106        Lall_MemWr <= '0';
107        Lall_MemToReg <= '0';
108        Lall_ALUSrc <= '0';
109        Lall_ExtOp <= 'X';
110        Lall_PCSrc <= '0';
111    when others =>
112        Lall_RegDst <= 'X';
113        Lall_RegWr <= '0';
114        Lall_ALUctr <= "XXXX";

```

Figure 16. VHDL code CPU controller pt 3

```

115     Lall_MemWr <= '0';
116     Lall_MemToReg <= 'X';
117     Lall_ALUSrc <= 'X';
118     Lall_ExtOp <= '0';
119     Lall_PCSrc <= '0';
120     end case;
121
122     when "001000" =>
123         Lall_RegDst <= '0';
124         Lall_RegWr <= '1';
125         Lall_ALUctr <= "0000";
126         Lall_MemWr <= '0';
127         Lall_MemToReg <= '0';
128         Lall_ALUSrc <= '1';
129         Lall_ExtOp <= '1';
130         Lall_PCSrc <= '0';
131
132     when "001001" =>
133         Lall_RegDst <= '0';
134         Lall_RegWr <= '1';
135         Lall_ALUctr <= "0000";
136         Lall_MemWr <= '0';
137         Lall_MemToReg <= '0';
138         Lall_ALUSrc <= '1';
139         Lall_ExtOp <= '1';
140         Lall_PCSrc <= '0';
141
142     when "001100" =>
143         Lall_RegDst <= '0';
144         Lall_RegWr <= '1';
145         Lall_ALUctr <= "0010";
146         Lall_MemWr <= '0';
147         Lall_MemToReg <= '0';
148         Lall_ALUSrc <= '1';
149         Lall_ExtOp <= '0';
150         Lall_PCSrc <= '0';
151
152     when "001101" =>
153         Lall_RegDst <= '0';
154         Lall_RegWr <= '1';
155         Lall_ALUctr <= "0100";
156         Lall_MemWr <= '0';

```

Figure 17. VHDL code CPU controller pt 4

```

154         Lall_MemToReg <= '0';
155         Lall_ALUSrc <= '1';
156         Lall_ExtOp <= '0';
157         Lall_PCSrc <= '0';
158     when "000100" =>
159         Lall_RegDst <= 'X';
160         Lall_RegWr <= '0';
161         Lall_ALUctr <= "0001";
162         Lall_MemWr <= '0';
163         Lall_MemToReg <= '0';
164         Lall_ALUSrc <= '0';
165         Lall_ExtOp <= '1';
166         Lall_PCSrc <= Lall_equal;
167     when "000101" =>
168         Lall_RegDst <= 'X';
169         Lall_RegWr <= '0';
170         Lall_ALUctr <= "0001";
171         Lall_MemWr <= '0';
172         Lall_MemToReg <= '0';
173         Lall_ALUSrc <= '0';
174         Lall_ExtOp <= '1';
175         Lall_PCSrc <= not Lall_equal;
176     when "101011" =>
177         Lall_RegDst <= 'X';
178         Lall_RegWr <= '0';
179         Lall_ALUctr <= "0000";
180         Lall_MemWr <= '1';
181         Lall_MemToReg <= 'X';
182         Lall_ALUSrc <= '1';
183         Lall_ExtOp <= '1';
184         Lall_PCSrc <= '0';
185     when "100011" =>
186         Lall_RegDst <= '0';
187         Lall_RegWr <= '1';
188         Lall_ALUctr <= "0000";
189         Lall_MemWr <= '0';
190         Lall_MemToReg <= '1';
191         Lall_ALUSrc <= '1';
192         Lall_ExtOp <= '1';

```

Figure 18. VHDL code CPU controller pt 5



```

193         Lall_PCSrc <= '0';
194
195     when "000010" =>
196         Lall_RegDst <= 'X';
197         Lall_RegWr <= '0';
198         Lall_ALUctr <= "XXXX";
199         Lall_MemWr <= '0';
200         Lall_MemToReg <= 'X';
201         Lall_ALUSrc <= 'X';
202         Lall_ExtOp <= '1';
203         Lall_PCSrc <= '1';
204     when others =>
205         Lall_RegDst <= 'X';
206         Lall_RegWr <= '0';
207         Lall_ALUctr <= "XXXX";
208         Lall_MemWr <= '0';
209         Lall_MemToReg <= 'X';
210         Lall_ALUSrc <= 'X';
211         Lall_ExtOp <= '0';
212         Lall_PCSrc <= '0';
213     end case;
214 end process;
215 end behavioral_cpuc;

```

Figure 19. VHDL code CPU controller pt 6.

```

1  library ieee;
2  use ieee.std_logic_1164.all;
3  use ieee.std_logic_signed.all;
4  use ieee.numeric_std.all;
5  use work.Lall_Package.all;
6
7  entity Lall_Single_Cycle_CPU is
8  port (
9      Lall_clk : in std_logic;
10     Lall_wren : in std_logic;
11     Lall_IR, Lall_PC : out std_logic_vector(31 downto 0);
12     Lall_ALU_res : out std_logic_vector(31 downto 0);
13     Lall_V_Flag : out std_logic
14 );
15 end Lall_Single_Cycle_CPU;
16
17 architecture arch_SCCPU of Lall_Single_Cycle_CPU is
18     signal pc_in : std_logic_vector (31 downto 0) := x"00000004";
19     signal next_addr : std_logic_vector (31 downto 0);
20     signal plus4 : std_logic_vector (31 downto 0) := x"00000004";
21     signal cond0, cond1, sign_imm16 : std_logic_vector (31 downto 0);
22     signal pc_out, ir_out : std_logic_vector (31 downto 0);
23     signal instruction : std_logic_vector(31 downto 0);
24     signal im_opcode : std_logic_vector (5 downto 0);
25     signal im_Rs : std_logic_vector (4 downto 0);
26     signal im_Rt : std_logic_vector (4 downto 0);
27     signal im_Rd : std_logic_vector (4 downto 0);
28     signal im_Sha : std_logic_vector (4 downto 0);
29     signal im_func : std_logic_vector (5 downto 0);
30     signal im_imm16 : std_logic_vector (15 downto 0);
31     signal RegDst_out : std_logic_vector (4 downto 0);
32     signal rf_busA, rf_busB, rf_busW : std_logic_vector (31 downto 0);
33     signal alu_out, ext_out, alusrc_out : std_logic_vector (31 downto 0);
34     signal lo_reg, hi_reg : std_logic_vector (31 downto 0);
35     signal equal : std_logic;
36     signal overflow, overflow_out : std_logic;
37     signal dm_addr : std_logic_vector(3 downto 0);
38     signal dm_out : std_logic_vector(31 downto 0);
39     signal ctrl_ReadDst, ctrl_ReadWr, ctrl_MemWr : std_logic;

```

Figure 20. VHDL Code Single Cycle CPU pt1.

```

40 | signal ctrl_MemtoReg, ctrl_ALUSrc, ctrl_ExtOp, ctrl_PCSrc: std_logic;
41 | signal ctrl_ALUctr: std_logic_vector (3 downto 0);
42 |
43 | begin
44 |
45 | PC: Lall_Program_Counter port map (Lall_clk, Lall_wren, pc_in, pc_out);
46 | NA_Adder_Plus4: Lall_32bit_Adder port map (plus4, pc_out, cond0);
47 | sign_imm16 <= (13 downto 0 => im_imm16(15)) & im_imm16(15 downto 0) & "00";
48 | NA_Adder_signextimm: Lall_32bit_Adder port map (cond0, sign_imm16, cond1);
49 | PCSrc_Mux: Lall_32bit_MUX2to1 port map (ctrl_PCSrc, cond0, cond1, next_addr);
50 | NA: process (Lall_clk, next_addr)
51 | begin
52 |
53 |     if (falling_edge(Lall_clk)) then
54 |         pc_in <= next_addr;
55 |     end if;
56 | end process;
57 |
58 | IM: Lall_Instruction_Memory port map (pc_out, instruction);
59 | IR: Lall_Instruction_Register port map (Lall_clk, Lall_wren, instruction, ir_out);
60 | im_opcode <= instruction(31 downto 26);
61 | im_func <= instruction(5 downto 0);
62 | im_Rs <= instruction(25 downto 21);
63 | im_Rt <= instruction(20 downto 16);
64 | im_Rd <= instruction(15 downto 11);
65 | im_Sha <= instruction(10 downto 6);
66 | im_imm16 <= instruction(15 downto 0);
67 |
68 | CPUC: Lall_CPU_Controller port map (im_opcode, im_func, equal, ctrl_RegDst, ctrl_RegWr, ctrl_ALUctr,
69 |                                     ctrl_MemWr, ctrl_MemtoReg, ctrl_ALUSrc, ctrl_ExtOp, ctrl_PCSrc);
70 | RegDst_Mux: Lall_5bit_MUX2to1 port map (ctrl_RegDst, im_Rt, im_Rd, RegDst_out);
71 | RF: Lall_Register_File port map (Lall_clk, rf_busw, RegDst_out, im_Rs, im_Rt,
72 |                                 ctrl_RegWr, rf_busA, rf_busB);
73 |
74 | Ext: Lall_Extender port map (ctrl_ExtOp, im_imm16, ext_out);
75 | ALUSrc_Mux: Lall_32bit_MUX2to1 port map (ctrl_ALUSrc, rf_busB, ext_out, alusrc_out);
76 | ALU: Lall_ALU port map (ctrl_ALUctr, rf_busA, alusrc_out, im_Sha, alu_out, lo_reg, hi_reg,
77 |                         equal, overflow);
78 | FLAG: Lall_overflow port map (im_opcode, im_func, overflow, overflow_out);
79 |
80 |
81 | dm_addr <= alu_out(3 downto 0);
82 | DM: Lall_Data_Memory port map (Lall_clk, rf_busB, dm_addr, ctrl_MemWr, dm_out);
83 | MemtoReg_Mux: Lall_32bit_MUX2to1 port map (ctrl_MemtoReg, alu_out, dm_out, rf_busw);
84 |
85 |
86 | Lall_IR<=ir_out;
87 | Lall_PC<=pc_out;
88 | Lall_ALU_res <= alu_out;
89 | Lall_v_Flag <= overflow_out;
90 | end arch_SCCpu;

```

Figure 21. VHDL Code Single Cycle CPU pt2.

```

1  library ieee;
2  use ieee.std_logic_1164.all;
3
4  package Lall_Package is
5  component Lall_NEXT_ADDRESS_LOGIC
6  port (Lall_inst_address: in std_logic_vector (31 downto 0);
7        Lall_instruction: in std_logic_vector (31 downto 0);
8        Lall_condition: in std_logic;
9        Lall_next_address: out std_logic_vector (31 downto 0)
10       );
11  end component;
12  component Lall_Instruction_Memory
13  port (
14        Lall_address: in std_logic_vector (31 downto 0);
15        Lall_q: out std_logic_vector (31 downto 0)
16       );
17  end component;
18  component Lall_Instruction_Register
19  generic (N: integer := 32);
20  port (
21        Lall_clk: in std_logic;
22        Lall_wren: in std_logic;
23        Lall_data: in std_logic_vector (N-1 downto 0);
24        Lall_q: out std_logic_vector (N-1 downto 0)
25       );
26  end component;
27  component Lall_Register_File
28  port (
29        Lall_clock: IN    std_logic;
30        Lall_busw: IN    std_logic_vector (31 DOWNTO 0);
31        Lall_Rw: IN    std_logic_vector(4 downto 0);
32        Lall_Ra: IN    std_logic_vector(4 downto 0);
33        Lall_Rb: IN    std_logic_vector(4 downto 0);
34        Lall_Regwr: IN    std_logic;
35        Lall_busA: OUT   std_logic_vector (31 DOWNTO 0);
36        Lall_busB: OUT   std_logic_vector (31 DOWNTO 0)
37       );
38  end component;
39  component Lall_Program_Counter
40  generic (N: integer := 32);
41  port (
42        Lall_clk: in std_logic;
43        Lall_wren: in std_logic;

```

Figure 22. VHDL code package pt1

```

44         Lall_data: in std_logic_vector (N-1 downto 0);
45         Lall_q: out std_logic_vector (N-1 downto 0)
46     );
47 end component;
48 component Lall_5bit_MUX2to1
49     Port (Lall_s : in STD_LOGIC;
50           Lall_A : in STD_LOGIC_VECTOR(4 downto 0);
51           Lall_B : in STD_LOGIC_VECTOR(4 downto 0);
52           Lall_Q : out STD_LOGIC_VECTOR(4 downto 0));
53 end component;
54 component Lall_32bit_MUX2to1
55     Port (Lall_s : in STD_LOGIC;
56           Lall_A : in STD_LOGIC_VECTOR(31 downto 0);
57           Lall_B : in STD_LOGIC_VECTOR(31 downto 0);
58           Lall_Q : out STD_LOGIC_VECTOR(31 downto 0));
59 end component;
60 component Lall_32bit_Adder
61     Port (Lall_in1 : in std_logic_vector (31 downto 0);
62           Lall_in2 : in std_logic_vector (31 downto 0);
63           Lall_out : out std_logic_vector (31 downto 0)
64     );
65 end component;
66 component Lall_CPU_Controller
67     port (
68         Lall_op: in std_logic_vector(5 downto 0);
69         Lall_func: in std_logic_vector(5 downto 0);
70         Lall_equal: in std_logic;
71         Lall_RegDst: out std_logic;
72         Lall_RegWr: out std_logic;
73         Lall_ALUctr: out std_logic_vector(3 downto 0);
74         Lall_MemWr: out std_logic;
75         Lall_MemToReg: out std_logic;
76         Lall_ALUSrc: out std_logic;
77         Lall_ExtOp: out std_logic;
78         Lall_PCsrc: out std_logic
79     );
80 end component;
81 component Lall_ALU
82     port (
83         Lall_op: in std_logic_vector (3 downto 0);
84         Lall_in1: in std_logic_vector (31 downto 0);
85         Lall_in2: in std_logic_vector (31 downto 0);
86         Lall_sa: in std_logic_vector (4 downto 0);

```

Figure 23. VHDL code package pt2

```

87         Lall_out: out std_logic_vector (31 downto 0);
88         Lall_loreg, Lall_hireg: out std_logic_vector (31 downto 0);
89         Lall_equal: out std_logic;
90         Lall_overflow: out std_logic
91     );
92 end component;
93 component Lall_Data_Memory
94 port (
95     Lall_clk: in std_logic;
96     Lall_data: in std_logic_vector (31 downto 0);
97     Lall_address: in std_logic_vector (3 downto 0);
98     Lall_wrEn: in std_logic;
99     Lall_q: out std_logic_vector (31 downto 0)
100 );
101 end component;
102 component Lall_Extender
103 port (
104     Lall_sel: in std_logic;
105     Lall_in : in std_logic_vector (15 downto 0);
106     Lall_out: out std_logic_vector (31 downto 0)
107 );
108 end component;
109 component Lall_Overflow
110 port (Lall_op: in std_logic_vector (5 downto 0);
111       Lall_func: in std_logic_vector (5 downto 0);
112       Lall_in_vflag: in std_logic;
113       Lall_vflag: out std_logic
114 );
115 end component;
116 end Lall Package:

```

Figure 24. VHDL code package pt3

Flow Summary	
<<Filter>>	
Flow Status	Successful - Sat May 21 22:08:38 2022
Quartus Prime Version	20.1.0 Build 711 06/05/2020 SJ Lite Edition
Revision Name	Lall_Christopher_May22_2022_Single_Cycle_CPU
Top-level Entity Name	Lall_Single_Cycle_CPU
Family	Cyclone V
Device	5CSEMA6F31C6
Timing Models	Final
Logic utilization (in ALMs)	914 / 41,910 ( 2 % )
Total registers	1604
Total pins	99 / 457 ( 22 % )
Total virtual pins	0
Total block memory bits	0 / 5,662,720 ( 0 % )
Total DSP Blocks	0 / 112 ( 0 % )
Total HSSI RX PCSs	0
Total HSSI PMA RX Deserializers	0
Total HSSI TX PCSs	0
Total HSSI PMA TX Serializers	0
Total PLLs	0 / 6 ( 0 % )
Total DLLs	0 / 4 ( 0 % )

Figure 25. Successful compilation report.

## Block Diagram & Simulation:

In this section I will show all simulation results.




Figure 26. Block diagram for adder

Adder:




Figure 27. Adder simulation.

This is the adder simulation. As you can see in the simulation, adding 11 and 1 give us 12. In terms of two 32 bit inputs, we get  $0x00000011 + 0x00000001 = 0x00000012$ . Our second example is  $0x00000003 + 0x00000002 = 0x00000005$ . Address Logic and Program counter uses adder as a component.

2:1 Mux:




Figure 28. 32 bit 2:1 mux bsf.




Figure 29. 32bit mux in modelsim simulation.

Above is bsf and simulation for 2:1 mux. This will help the data being selected during instruction execution time. The mux will help guarantee data chose is appropriate for the instructions execution. The value switches when the selector is changing from 1 to 0 or vise versa.

Program counter:




Figure 30. program counter bsf




Figure 31. program counter simulation.

This will update the value of program counter which leads to the next instruction. Program counter value will output during rising edge of clock. Output is then sent to instruction memory and adder before returning to program counter as an input.

5bit Mux:




Figure 32. Block diagram for 5bit Mux






Figure 33. 5bit Mux simulation.

In these two above figures, we see the block diagram and the simulation. Our input in this case is 5-bit. Input selector set to clock so that we can see the output change. If Selector is 1, signal A is displayed and if selector is 0, signal b is displayed. Register destination inside of CPU control is handled by this component.

#### Next Address Logic:




Figure 34. next address bsf.




Figure 35. Next address simulation

If condition is 0, Program counter + 4. If condition is 1, PC +4 + Extended Immediate "00"

Instruction Register:




Figure 36. Instruction register bsf.




Figure 37. instruction register simulation.

This is our instruction register. This will take instructions and decode it for ALU and assign RS,RT, and RD.

Instruction Memory:




Figure 38. instruction memory bsf.




Figure 39. instruction memory simulation.

This is the Instruction Memory's file. This is where we put the MARS simulator code for the dot product. As a result, the values displayed here correspond to the MIPS assembly code for computing the dot

product, which is included at the end of this file. Because the Instruction Memory can't go higher than 32 bits, I'll comment this part out until I've added more operations for testing. Our typical ADD, SUB, and MUL operations are commented out in these parts.

### Register File:




Figure 40. register file bsf.

The register file is a 3-Port RAM file. With a total capacity of 32 32-bit data, it has one input port and two output ports. The 5-bit addresses Ra,Rb are used to read the Register values using busA and busB, whereas Rw is used to write into the Register using busW. This type of RAM can read and write two data sets at the same time. The ALU and memory to register writing will be done on the buses. In this situation, all registers are set to 0.

### Data Memory:




Figure 41. Data memory bsf




Figure 42. Data memory simulation

As demonstrated in the waveform above, the address is the same for both read and write access. We assert the write enable when we want to write to a specific address in Data Memory. The memory reads

and prints the value based on the 4-bit address specified. The array is used to construct the data memory instead of the LPM Module.

#### ALU:

The ALU unit has 10 operations. The table below will show the opcode for the operations that will be used by the CPU Controller.

ALU OPERATIONS	
OPERATION	CODE
ADD	0000
SUB	0001
AND	0010
NOR	0011
OR	0100
SLL	0101
SRL	0110
SRA	0111




Figure 43. ALU bsf.




Figure 44. alu simulation.

The figures above show the alu unit operations. We don't obtain overflow because I did not use values that give us an overflow. My ALU unit calculates the OVERFLOW for ADD and SUB instructions, including the unsigned operation. To distinguish between unsigned and signed, an Overflow Unit is built to output the resulting overflow, which is reliant on the opcode and function from the instruction.

### Sign Extender:




Figure 45. sign extender bsf




Figure 46. Sign extender simulation.

Sign extender allows us to stretch a 16bit input to a 32-bit output. The selector determines how this works. The CPU controller will decide if the number must be extended to zero or extended in sign direction.

### Overflow:

There is no overflow bsf or simulation since it must be used in conjunction with other components. However, this file will check for overflow when doing addition.

### CPU Controller:

The CPU Controller is the brain of a single-cycle CPU. It determines the proper data path for the instructions being run. Multiplexers, Extenders, ALU Controller, Memory, and Register writes are all overseen by this.

CPU CONTROLLER TABLE								
	RegDst	RegWr	ALUctr	MemWr	MemToReg	ALUSrc	ExtOp	PCSrc
ADD	1	1	0000	0	0	0	X	0
ADDI	0	1	0000	0	0	1	1	0
ADDIU	0	1	0000	0	0	1	1	0
ADDU	1	1	0000	0	0	0	X	0
SUB	1	1	0001	0	0	0	X	0
SUBU	1	1	0001	0	0	0	X	0
AND	1	1	0010	0	0	0	X	0
ANDI	0	1	0010	0	0	1	0	0
NOR	1	1	0011	0	0	0	X	0
ORI	0	1	0100	0	0	1	0	0
SLL	1	1	0101	0	0	0	X	0
SRL	1	1	0110	0	0	0	X	0
SRA	1	1	0111	0	0	0	X	0
SW	X	0	0000	1	X	1	1	0
LW	0	1	0000	0	1	1	1	0
BEQ	X	0	0001	0	X	0	1	EQUAL
BNE	X	0	0001	0	X	0	1	~EQUAL
J	X	0	XXXX	0	X	X	1	1

In the table above, the values required for the Register Write, Memory Write, PCSrc, ALUSrc, Memory To Register, Register Destination, and Extension operations of the 18 MIPS instruction are listed. The table was used to design the CPU Controller unit.

### Single Cycle CPU:



Figure 47. Single Cycle CPU waveform.

This simulation above shows given opcodes and functions and the output that is given. For opcode 000000, it is an R-type instruction so it relies on the function. However, if we test opcodes 00100, 001100, and 000100, they do not rely on the function since they are I-type instruction based. One opcode that I did not show was the j-type instruction, but the opcode is 00010.

### Component Package:

Included in the component package are the following components:

- 32-bit adder
- 32bit Mux
- Program Counter
- 5bit Mux

- Next Address Logic (NAL)
- Instruction register
- Instruction memory
- Register File
- Data memory
- ALU
- Sign Extender
- Overflow
- CPU Controller

## Single Cycle CPU:

In this section, I will demonstrate the CPU and its required instructions.

ADDI, ORI, ADDIU, NOR, LW Instructions:

```
architecture arch of Lall_Instruction_Memory is
    type mem is array(0 to 31) of std_logic_vector(31 downto 0);
    signal rd : integer range 0 to 31;
    signal Lall_IM: mem:= (
        "10000000000000000000000000000000",
        "00000000001010010000001100000000",
        "10001100001010100000000000000010",
        "00000000001010110000000000000011",
        "10001100001000000000000011100101", |
        "0000000100001001000000000100011",
        others => x"F0000000");
```

Figure 48. Updated code for instruction memory for instructions.

```
architecture arch of Lall_Data_Memory is
    type mem is array(0 to 15) of std_logic_vector(31 downto 0);
    signal address : integer range 0 to 15;
    signal Lall_DM: mem:= (
        x"7FFFFFFF",x"0000000A",x"0000000B",x"0000000C",
        others => x"00000000");
```

Figure 49. Updated data memory for instructions.

In this simulation we see the PC pointing to the next address and hold desired instruction. You can see the ADDI instruction with the use of the IMM16. We can also see the ORI with the IMM16 . We load values from our data memory, into the register. ADDIU is also shown as it does addition and won't trigger overflow flag.

```
architecture arch of Lall_Instruction_Memory is
    type mem is array(0 to 31) of std_logic_vector(31 downto 0);
    signal rd : integer range 0 to 31;
    signal Lall_IM: mem:= (
        "0000000000000000000000000000000011",
        "10001100001010010000000000000000",
        "10001100001010100000000000000010",
        "00000000001010110000000000000001", |
        "10001100001011000000000000000010",
        "00000001000010010111100000100001",
        others => x"F0000000");
```

Figure 51. Updated instruction memory code for instructions.



```

architecture arch of Lall_Data_Memory is
    type mem is array(0 to 15) of std_logic_vector(31 downto 0);
    signal address : integer range 0 to 15;
    signal Lall_DM: mem:= (
        x"7FFFFFFF",x"0000000B",x"0000000c",x"0000000D",
        others => x"00000000");

```

Figure 52. Updated data memory code for instructions.




Figure 53. Modelsim simulation for LW, ADD, ADDU, SW Instruction.

The waveform above shows that for our first clock cycle, nothing is changing since we can not perform anything. The PC will hold the next address due to our components. The second instruction is then given when the second clock cycle begins. For me that is address 0x8C290000. This loads the value of data memory which if you recall from the edited VHDL code above, it is 0x7FFFFFFF since it was initialized data. The PC now moves to the following address 0x00000004. Here, \$9 is loaded onto the register in the next clock cycle and points to the next address. This process continues to repeat. The ADDU operation was used for the next instruction to obtain the same result as ADD except for triggering the overflow flag.

BEQ, BNE, J, SUB:




Figure 54. Modelsim simulation BEQ, BNE, J, SUB instructions

## Ultimate Test:

```
architecture arch of Lall_Instruction_Memory is
    type mem is array(0 to 31) of std_logic_vector(31 downto 0);
    signal rd : integer range 0 to 31;
    signal Lall_IM: mem:= (
        "10001100000000000000100000000000",
        "10001100001010010000001100000000",
        "10000000001010100000000000000010",
        "00000000001010110000000000000011",
        "10001100001000000000000011100101",
        "00000001000010010000000000100000",
        "00000001000010011110000000100000",
        "00000001000010010000000000100000",
        "00001101000010010000000000100000",
        "11000001000010010000000000100000",
        others => x"F0000000");
end arch;
```

Figure 55.instruction memory updated code



## Mips Summation:

```

summation.asm
1  .data
2      number1: .word 4
3      number2: .word 8
4      number3: .word 12
5      number4: .word 28
6      number5: .word 18
7  .text
8      lw $t0, number1
9      lw $t1, number2
10     lw $t2, number3
11     lw $t3, number4
12     lw $t4, number5
13     add $t5, $t0, $t1
14     add $t6, $t5, $t2
15     add $t7, $t6, $t3
16     add $t8, $t7, $t4
17     sw $t8, number1

```

Figure 58. Summation code .asm

Text Segment				
Bkpt	Address	Code	Basic	Source
<input type="checkbox"/>	0x00400000	0x3c011001	lui \$1,0x00001001	8: lw \$t0, number1
<input type="checkbox"/>	0x00400004	0x8c280000	lw \$8,0x00000000(\$1)	
<input type="checkbox"/>	0x00400008	0x3c011001	lui \$1,0x00001001	9: lw \$t1, number2
<input type="checkbox"/>	0x0040000c	0x8c290004	lw \$9,0x00000004(\$1)	
<input type="checkbox"/>	0x00400010	0x3c011001	lui \$1,0x00001001	10: lw \$t2, number3
<input type="checkbox"/>	0x00400014	0x8c2a0008	lw \$10,0x00000008(\$1)	
<input type="checkbox"/>	0x00400018	0x3c011001	lui \$1,0x00001001	11: lw \$t3, number4
<input type="checkbox"/>	0x0040001c	0x8c2b000c	lw \$11,0x0000000c(\$1)	
<input type="checkbox"/>	0x00400020	0x3c011001	lui \$1,0x00001001	12: lw \$t4, number5
<input type="checkbox"/>	0x00400024	0x8c2c0010	lw \$12,0x00000010(\$1)	
<input type="checkbox"/>	0x00400028	0x01096820	add \$13,\$8,\$9	13: add \$t5, \$t0, \$t1
<input type="checkbox"/>	0x0040002c	0x01aa7020	add \$14,\$13,\$10	14: add \$t6, \$t5, \$t2
<input type="checkbox"/>	0x00400030	0x01cb7820	add \$15,\$14,\$11	15: add \$t7, \$t6, \$t3
<input type="checkbox"/>	0x00400034	0x01ecc020	add \$24,\$15,\$12	16: add \$t8, \$t7, \$t4
<input type="checkbox"/>	0x00400038	0x3c011001	lui \$1,0x00001001	17: sw \$t8, number1
<input type="checkbox"/>	0x0040003c	0xac380000	sw \$24,0x00000000(\$1)	

Figure 59. text segment

Data Segment								
Address	Value (+0)	Value (+4)	Value (+8)	Value (+c)	Value (+10)	Value (+14)	Value (+18)	Value (+1c)
0x10010000	0x00000046	0x00000008	0x0000000c	0x0000001c	0x00000012	0x00000000	0x00000000	0x00000000
0x10010020	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000
0x10010040	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000
0x10010060	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000
0x10010080	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000
0x100100a0	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000
0x100100c0	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000
0x100100e0	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000
0x10010100	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000
0x10010120	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000
0x10010140	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000
0x10010160	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000
0x10010180	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000
0x100101a0	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000

Figure 60. data segment

## Conclusion:

I learned a lot from this project. Using all components that we have previous used has allowed me to create this Single Cycle CPU and it taught me to continue to reuse code experience that we had used. I got a better understanding on how to use advanced ideas in Quartus and I was able to complete the given task in the final lab.