

Christopher Lall

In class lab assignment 1 – BUZZER

CSc 34300 & CSc 34200

Due 2/16/2022

Table of Contents

Objective 3

Buzzer 3

4 to 1 Mux 7

Explanation 8

Conclusion..... 8

Objective

The objective of this lab is to simulate the Buzzer and 4to1 Mux code and verify its accuracy with the truth tables.

Buzzer

Screenshots:

```

1  library IEEE;
2  use IEEE.std_logic_1164.all;
3
4  entity Lall_Christopher_FEB16_2022_BUZZER is
5  |
6  |   port (DOOR, IGNITION, SBELT: in std_logic;
7  |
8  |         WARNING: out std_logic);
9  |
10 |   end Lall_Christopher_FEB16_2022_BUZZER;
11 |
12 | architecture structural of Lall_Christopher_FEB16_2022_BUZZER is
13 | |
14 | |   -- Declarations
15 | |
16 | |   component Lall_Christopher_AND2
17 | |   |
18 | |   |   port (in1, in2: in std_logic;
19 | |   |
20 | |   |   out1: out std_logic);
21 | |   |
22 | |   |   end component;
23 | |   |
24 | |   |   component Lall_Christopher_OR2
25 | |   |   |
26 | |   |   |   port (in1, in2: in std_logic;
27 | |   |   |
28 | |   |   |   out1: out std_logic);
29 | |   |   |
30 | |   |   |   end component;
31 | |   |   |
32 | |   |   |   component Lall_Christopher_NOT1
33 | |   |   |   |
34 | |   |   |   |   port (in1: in std_logic;
35 | |   |   |   |
36 | |   |   |   |   out1: out std_logic);|
37 | |   |   |
38 | |   |   |   end component;
39 | |   |
40 | |   |   -- declaration of signals used to interconnect gates
41 | |   |
42 | |   |   signal DOOR_NOT, SBELT_NOT, B1, B2: std_logic;
43 | |   |
44 | |   begin

```

Figure 1. Code for Buzzer file

```

1  library IEEE;
2  use IEEE.std_logic_1164.all;
3  entity Lall_Christopher_AND2 is
4  |
5  |   port (in1, in2: in std_logic;
6  |         |
7  |         out1: out std_logic);
8  |
9  |   end Lall_Christopher_AND2;
10 |
11 |
12 |
13 | architecture behavioral_2 of Lall_Christopher_AND2 is
14 | |
15 | | begin
16 | |
17 | |   out1 <= in1 and in2;
18 | |
19 | |   end behavioral_2;

```

Figure 2. Code for AND2

```

1  library IEEE;
2  use IEEE.std_logic_1164.all;
3  entity Lall_Christopher_NOT1 is
4  |   port(in1 : in std_logic;
5  |         |
6  |         out1 : out std_logic);
7  |   end Lall_Christopher_NOT1;
8  |   architecture notLogic of Lall_Christopher_NOT1 is
9  |   |
10 |   |   begin
11 |   |   |   out1 <= not(in1) ;
12 |   |   |
13 |   |   end notLogic;

```

Figure 3. Code for NOT1

```

1  library IEEE;
2  use IEEE.std_logic_1164.all;
3  entity Lall_Christopher_OR2 is
4  |   port(in1 : in std_logic;
5  |         in2 : in std_logic;
6  |         out1 : out std_logic);
7  |   end Lall_Christopher_OR2;
8  |   architecture orLogic of Lall_Christopher_OR2 is
9  |   |
10 |   |   begin
11 |   |   |   out1 <= in1 OR in2;
12 |   |   |
13 |   |   end orLogic;

```

Figure 4. Code for OR2

Quartus Prime Lite Edition - C:/Desktop/Lall_Christopher_FEB16_2022_BUZZER/Lall_Christopher_FEB16_2022_BUZZER - Lall_Christopher_FEB16_2022_BUZZER

File Edit View Project Assignments Processing Tools Window Help

Project Navigator

Files

- Lall_Christopher_FEB16_2022_BUZZER.vhd
- Lall_Christopher_AND2.vhd
- Lall_Christopher_NOT1.vhd
- Lall_Christopher_OR2.vhd

Table of Contents

- Flow Summary
- Flow Settings
- Flow Non-Default Global Settings
- Flow Elapsed Time
- Flow OS Summary
- Flow Log
- Analysis & Synthesis
- Fitter
- Flow Messages
- Flow Suppressed Messages
- Assembler
- Timing Analyzer

Flow Summary

Flow Status: Successful - Wed Feb 16 12:43:47 2022

Quartus Prime Version: 20.1.0 Build 711 06/05/2020 5J Lite Edition

Revision Name: Lall_Christopher_FEB16_2022_BUZZER

Top-level Entity Name: Lall_Christopher_FEB16_2022_BUZZER

Family: Cyclone V

Device: 5CSEMA6F31C6

Timing Models: Final

Logic utilization (in ALMs): 1 / 41,910 (< 1 %)

Total registers: 0

Total pins: 4 / 457 (< 1 %)

Total virtual pins: 0

Total block memory bits: 0 / 5,662,720 (0 %)

Total DSP Blocks: 0 / 112 (0 %)

Total HSSI RX PCSs: 0

Total HSSI PMA RX Deserializers: 0

Total HSSI TX PCSs: 0

Total HSSI PMA TX Serializers: 0

Total PLLs: 0 / 6 (0 %)

Total DLLs: 0 / 4 (0 %)

Tasks

Task	Time
Compile Design	00:01:58
Analysis & Synthesis	00:00:21
Fitter (Place & Route)	00:01:14
Assembler (Generate programming files)	00:00:15
Timing Analysis	00:00:08
EDA Netlist Writer	
Edit Settings	
Program Device (Open Programmer)	

Find...

Find Next

Type ID Message

- 332140 No Hold paths to report
- 332140 No Recovery paths to report
- 332140 No Removal paths to report
- 332140 No Minimum Pulse width paths to report
- 332102 Design is not fully constrained for setup requirements
- 332102 Design is not fully constrained for hold requirements
- Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings
- 293000 Quartus Prime Full Compilation was successful. 0 errors, 14 warnings

Figure 5. Compilation Report in Quartus




Figure 6. Compilation in ModelSim




Figure 7. Waveform in ModelSim




Figure 8. Verification of an example




Figure 9. Another example

4 to 1 Mux




Figure 10. Compile in Quartus for Mux



Figure 11. Compilation in ModelSim




Figure 12. Waveform of 4:1 Mux




Figure 13. Example of MSGS




Figure 14. Verification example




Figure 15. Verification, s1, s0, a, output 0




Figure 16. Verification s0 0 s1 1 a 1 output 1

Explanation

The screenshots demonstrate how I was able to reach my goal of compiling the code and then importing it to modelsim to get waves.

Conclusion

From doing the tutorial from the previous week, I was able to compile and get waveforms from ModelSim.