


# HLS for Algorithm acceleration

2019.1.14 Kang li



### Outline

01 Introduction of HLS

Design flow of Vivado HLS

Optimization Methods

04 Computing architecture



**PART ONE** 

01

# Introduction of HLS

xilinx Vivado HLS (High-level synthesis)

### **High-Level Synthesis**


#### **High-Level Synthesis**

- Creates an RTL implementation from C, C++, System C, OpenCL API C kernel code
- Extracts control and dataflow from the source code
- Implements the design based on defaults and user applied directives

# What should be the focus for Algorithm acceleration?

- Resources, speed, power consumption
- Smaller designs, faster designs, optimal designs

#### Accelerates Algorithmic C to RTL IP integration





#### **Design Exploration with Directives**

One body of code: Many hardware outcomes

The same hardware is used for each iteration of the loop:

- ·Small area
- Long latency
- Low throughput

...
loop: for (i=3;i>=0;i--) {
 if (i==0) {
 acc+=x\*c[0];
 shift\_reg[0]=x;
 } else {
 shift\_reg[i]=shift\_reg[i-1];
 acc+=shift\_reg[i]\*c[i];
 }
}
....


Different hardware is used for each iteration of the loop:


- ·Higher area
- ·Short latency
- ·Better throughput


Before we get into details, let's look under the hood ....

Different iterations are executed concurrently:

- ·Higher area
- Short latency
- ·Best throughput







### **Library Support**

#### Floating-point support

> Support for **single-precision** and **double-precision**, **floating-point** functions from math.h

#### **Fixed-point support**

> Simulate and implement fixed-point algorithms using the <ap\_int.h> library

#### **OpenCV** video function support

- > Enable migration of **OpenCV** designs into Zynq® All Programmable SoC
- Libraries target real-time full HD video processing

#### **DSP** function support

➤ Instantiate and parameterize FIR compiler and FFT LogiCORE™ IP as function calls from your C++ code



#### **Unsupported Constructs: Overview**

#### System calls and function pointers

- Dynamic memory allocation malloc() and free()
- Standard I/O and file I/O operations fprintf() / fscanf(), etc.
- System calls time(), sleep(), etc.

#### Non-standard pointers

- Pointer casting between general data types
- --OK with native integers types
- ➤ If a double pointer is used in multiple functions, Vivado HLS tool will inline all the functions
- --Slower synthesis, may increase area and run time






#### PART ONE

02


## Design flow of Vivado HLS

Sobel SW/HW Design

### Block diagram of the sobel filter



#### **Design flow of HLS**





C Synthesis

C/RTL Cosimulatio n



```
void main ()
{
  input data();
  hls function();
  output data();
}
```













### Design flow of HLS



#### **Add HLS Directive**










#### **HLS Performance Estimates**





#### Resource utilization Estimates&Driver

#### **Utilization Estimates**

#### ■ Summary

Name	BRAM 18K	DSP48E	FF	LUT
DSP	_ <del>1</del>	2	020	-
Expression	_	3	0	1232
FIFO	-	775	19	-
Instance	4	<del>-</del> 51	1250	1520
Memory	10	- E	0	0
Multiplexer	ā	50	-	336
Register	0	2	1855	224
Total	14	5	3105	3312
Available	280	220	106400	53200
Utilization (%)	5	2	2	6

#### ■ Detail

- Instance
- **DSP48**
- **Memory**
- **FIFO**
- Expression
- Multiplexer
- Register


```
// Ctrl Bus
// 0x00 : Control signals
          bit 0 - ap_start (Read/Write/COH)
          bit 1 - ap done (Read/COR)
          bit 2 - ap idle (Read)
          bit 3 - ap ready (Read)
          bit 7 - auto restart (Read/Write)
          others - reserved
// 0x04 : Global Interrupt Enable Register
          bit 0 - Global Interrupt Enable (Read/Write)
          others - reserved
// 0x08 : IP Interrupt Enable Register (Read/Write)
          bit 0 - Channel 0 (ap done)
         bit 1 - Channel 1 (ap ready)
          others - reserved
// 0x0c : IP Interrupt Status Register (Read/TOW)
          bit 0 - Channel 0 (ap done)
          bit 1 - Channel 1 (ap ready)
          others - reserved
#define XSOBEL_FILTER_CTRL_BUS_ADDR_AP_CTRL
                                                        0x00
#define XSOBEL FILTER CTRL BUS ADDR GIE
                                                        0x04
#define XSOBEL_FILTER_CTRL_BUS ADDR IER
                                                        0x08
#define XSOBEL_FILTER_CTRL_BUS_ADDR_ISR
                                                        0x0c
#define XSOBEL FILTER CTRL BUS ADDR BYTE RDOFFSET DATA 0x14
#define XSOBEL_FILTER_CTRL_BUS_BITS_BYTE_RDOFFSET_DATA 32
#define XSOBEL_FILTER_CTRL_BUS_ADDR_BYTE_WROFFSET_DATA 0x1c
#define XSOBEL FILTER CTRL BUS BITS BYTE WROFFSET DATA 32
#define XSOBEL_FILTER_CTRL_BUS_ADDR_ROWS_DATA
                                                        0x24
#define XSOBEL FILTER CTRL BUS BITS ROWS DATA
                                                        32
 #define XSOBEL_FILTER_CTRL_BUS_ADDR_COLS_DATA
                                                        0x2c
#define XSOBEL_FILTER_CTRL_BUS_BITS_COLS_DATA
                                                        32
#define XSOBEL FILTER CTRL BUS ADDR STRIDE DATA
                                                        0x34
#define XSOBEL FILTER CTRL BUS BITS STRIDE DATA
                                                        32
```


### **Vivado Design flow**

Block design Generate output

Synthesis& implement

Generate bitstream







sobel.bit sobel.tcl




#### Vivado block design




#### FPGA part or board selection








#### Add IP core --1






#### Add IP core --2



#### Vivado block design


Designer Assistance available. Run Block Automation Run Connection Automation




1 Run Block Automation




#### **Vivado PS Configuration --1**




Auto configuration: DDR、I/O peripherals




### **Vivado PS Configuration --2**



**②PS-PL Configuration** 



#### **Vivado PS Configuration --3**




FCLK\_CLK3

IO PLL

50


10.000000

#### **Vivado PS-PL Connection --1**







#### **Vivado PS-PL Connection --2**



#### **Vivado PS-PL Connection --3**




#### **Generate output**




- ①Generate output Products
- ②Create HDL Wrapper




#### Synthesis & implementation & bitstream






design\_1\_wrapper.bit design\_1\_wrapper.tcl

#### **PYNQ** introduction




#### **PYNQ PS/PL Interfaces**




- ① Load Bitstream
  Overlay = Overlay("sobel.bit")
- ② MMIO ( Memory Mapped IO)
  mmio = MMIO(0x43C00000, 0x1000)
  mmio.write(0x10, 0x021)
- 3 XInk (Memory allocation)
  xInk = XInk()
  input\_buffer=xInk.cma\_array(shape=(5,),
  dtype=np.uint32)
- 4 DMA (Direct Memory Access)
- ⑤ GPIO (General Purpose Input/Output)
  output = GPIO(GPIO.get\_gpio\_pin(0), 'out')
  output.write(0)



#### Sobel filter test on PYNQ



#### Accelerating Rate





**PART ONE** 


03

# Optimization Methods

Loop; Array; Interface

#### #pragma HLS UNROLL

- ▶ 功能:将循环展开,循环所有操作并行计算
- ▶ 性能比较:速度提升效果明显
- 资源比较:消耗大量逻辑计算资源,速度 提升明显
- ➤ 指令细节: partially unrolled loop, unrolled loop



	Rolle	d Loop	
Read b[3]	Read b[2]	Read b[1]	Read b[0]
Read c[3]	Read c[2]	Read c[1]	Read c[0]
*		*	*
Write a[3]	Write a[2]	Write a[1]	Write a[0]

Partially Un	rolled Loop	
Read b[3]	Read b[1]	
Read c[3]	Read c[1]	
Read b[2]	Read b[0]	
Read c[2]	Read c[0]	
90	*	
Write a[3]	Write a[1]	
Write a[2]	Write a[0]	

Unrolled Loop

Read b[3]

Read c[3]

Read c[2]

Read c[2]

Read c[1]

Read c[1]


Read c[0]

Write a[0]



#### **#pragma HLS PIPELINE**


- 功能:将循环内操作进行流水线布局,采用时间并行方式加速
- 性能比较:加速效果好坏取决于加速的对象
- ▶ 资源比较:相比较循环并行展开资源消耗 少。





#### **#pragma HLS ARRAY\_PARTITION**


- ▶ 功能:将存储位置在RAM中的数组修改并存储 在寄存器或者多块RAM中,消除各数组内值的 连续依赖,方便进行流水与并行等加速操作。
- > 资源比较: 占用大量逻辑资源
- ➤ 分割细节: block, cyclic, complete dimension
- ➤ 数组自动Partitioning Automatic Array
  Partitioning: Solution > Solution Settings >
  General > Add > config\_array\_partition







#### **#pragma HLS Dataflow**

- > 功能: 函数Fun()之间数据流水。
- ➤ Dataflow适用于函数之间
- ➤ Pipeline 适用于函数内







**PART ONE** 

04

# Computing architecture

linbuffer;ping pong;dataflow

#### **Data quantization**

操作名称	DSP(个)	LUT(个)	FF(个)
浮点 32 位乘法	3	135	128
浮点 32 位加法	2	214	227
定点 32 位乘法	2	0	0
定点 32 位加法	2	0	0
定点 16 位乘法	1	0	0
定点 16 位加法	1	0	0

- 》 减少计算资源与存储资源
- > 减少数据传输

$$ightharpoonup$$
 量化方法:  $V_q = (int)V \times 2^Q$ 


$$V = (float)V_q \times 2^{-Q}$$


$$Ix = floor(0.5*32768) = 16384$$


$$Fx = (float) 16384 * 2^{(-15)} = 16384 / 32768 = 0.5$$



#### Windows/Linebuffer











### 双缓冲流水计算架构



- ▶ 并行加法树
- > 双缓冲
- ➤ 流水线



### 双缓冲流水计算架构



#### > 双缓冲时序图

```
for(row = 0; row < rows : row + +)
if(pingpongm == 0)
    coupute(input 0, output 0);
    write back out(output1);
    pingpongm = 1;
  else
    coupute(input1, output1);
    write back(output0);
     pingpongm = 0;
```

#### **Github**

- > Sobel\_PYNQ: https://github.com/clancylea/pynq-sobel
- > Yolov2\_FPGA: https://github.com/dhm2013724/yolov2\_xilinx\_fpga
- > NEST\_FPGA:https://github.com/OpenHEC/SNN-simulator-on-PYNQcluster

# 2020 THANKS

