Embedded Lab 4

Shannon L. Sabino

November 1, 2017

Contents

introduction	2
Part: Controls	2
Part II: Pixel Pusher	2
RTL Schematic	3
Discussion	
Appendix	5
Part 1	5
vga_ctrl.vhd	5
$\operatorname{ctrl_tb.vhd}$	6
Simulation	7
Part 2	7
pixel_pusher.vhd	7
$image_top.vhd\ldots\ldots\ldots\ldots\ldots\ldots\ldots\ldots$	8
Synthesis Schematic	10
Implementation	11
Power and Utilization	11
Constraint File	11

Introduction

Now that Lab 3 has left students primed and ready to create more interfacing systems, we are ready to take the leap into the 1990s and use simple a Video Graphics Array (VGA). VGA is a standard so reliable that I, a luddite who will use my one phone until it causes me physical pain to call someone, rely upon it heavily in my personal life. VGA traditionally used cathode ray tubes (CRT), which fire a focused beam of electrons at a screen while utilizing physics magic to bend the electron beam around the screen. If we use multiple of these path-bending electron beams in different wavelengths (colors) together, we can rapidly scan an entire color image on screen.

Although for most monitors, the *how* of image display has moved away from actual cathode ray tubes, the VGA protocol can still be implemented on any monitor that understands it. We still act as if we are transmitting instructors to a scanning CRT - for example, we take into account the "down times" when the beam would need to sweep back to the other side of the screen without adding to the image.

One thing that we need to prepare for this lab to test our VGA protocol is a sample image to send to the screen. Our excellent TA provided us with a MATLAB script that down samples a 480×480 jpeg image into a file format that Xilinx Vivado can understand. This file format contains the bit information necessary to display the image on a screen via VGA. Vivado takes this file and stores this bits on a ROM on the FPGA for use as we please.

Part: Controls

We begin by writing the "controls" of for the VGA. This consists of nailing down all of the timing. As I alluded to earlier, we treat our VGA as if it is controlling an electron beam that needs time to reset back to the start, like a typewriter. Therefore, we have one counter for the total amount of time that a beam would take to complete a horizontal sweep, as well as a counter for vertical sweep completion. However, we only want to output to the screen for certain amount of this time. Therefore, when our two counters are in the "rectangle" that would represent the screen, we use a vid signal, which, when high, lets our VGA know it's okay to write to the screen. We additionally need to let our VGA know when our electron beam is resetting - the times when vid is low. When the beam is in the process of performing a horizontal newline, we set a signal hs to be low, and likewise we set a signal vs to be low during a vertical reset. Altogether, our controller will output the two counters, hcount and vcount, as well as the three earlier mentioned signals, vid, hs, and vs. This controller is driven only by the clock and a clock enable. The testbench and simulation used to test it is shown in the appendix.

Part II: Pixel Pusher

For the second part of this exciting lab, we take the image that I mentioned in the introduction as being stored on the FPGA's ROM, and the controller from above, and create a "pixel pusher" to be the final link in the chain that makes our image appear on the monitor. The pixel pusher uses the **vs** and **hcount** signals from above to find the right pixels by using them to drive an **addr** (address) counter. This counter runs through all of the pixels in

the picture ROM's component as they are needed. The picture component outputs **pixel**, which we can break into the three RGB values we need for the monitor. These three RGB values are what we ultimately end up sending to the monitor. The top level circuit is set up as shown below.

RTL Schematic




Figure 1: The top-level design.

Discussion

Once it worked, it worked great! I wish it didn't take so long to write the .coe files, I would have loved to have messed around with putting more pictures on the screen. It also must take a ton of memory to create animation. The picture that I put on the screen is below.




Figure 2: Image I displayed on the screen.

Appendix

Part 1

vga_ctrl.vhd

```
2 entity vga_ctrl is
       Port ( clk : in STD_LOGIC := '0';
               \mbox{en} \ : \ \mbox{in} \ \mbox{STD\_LOGIC} \ := \ \ '0 \ ';
               hcount : out STDLOGIC_VECTOR (9 downto 0) := (others => '0');
               vcount : out STDLOGIC-VECTOR (9 downto 0) := (others \Rightarrow '0');
               vid : out STD_LOGIC := '0';
               hs : out STD_LOGIC := '0';
               vs : out STD_LOGIC := '0');
10 end vga_ctrl;
12 architecture Behavioral of vga_ctrl is
13 signal newline : std_logic := '0'; -- self commenting
14 —internal connections
15 signal horin, vorin: STDLOGIC_VECTOR (9 downto 0) := (others => '0'); ---
       hcount, vcount inside the component
16
17 begin
18
       process(clk) begin
19
            if rising_edge(clk) AND en='1' then
20
                 if unsigned(horin)=799 then — end of row
21
                     newline \ll '1';
22
                     horin \ll (others \implies '0'); -- reset
23
24
                     horin <= std_logic_vector(unsigned(horin)+1); --hcount
25
       increment
                 if newline='1' then -- start new row
                     if unsigned (vorin) = 525 then
28
29
                          vorin \ll (others \implies '0');
30
                          vorin <= std_logic_vector(unsigned(vorin)+1); --vcount</pre>
31
       increment
                     end if;
32
                     newline <= \ '0';
33
                end if;
34
                 if unsigned (horin) < 640 then - better way to implement this
35
       fucking distaster?
                     hs <= '1'; -- hcount on screen
36
                     if unsigned (vorin) < 480 then
37
                          vid <= '1'; -- only time on the screen, output stuff
38
                          vs \leftarrow '1'; --vcount on screen
39
40
                          vid <= \ \ '0\ ';
41
                          vs <= \ \ '0 \ ';
42
                     end if;
43
44
                 else
                     \begin{array}{l} {\rm vid} <= \ , 0 \ , ; \\ {\rm hs} <= \ , 0 \ , ; \end{array}
45
46
                     if unsigned (vorin) < 480 then -- super fucking inelegant
47
48
                          vs <= '1';
                     else
49
                          vs <= '0';
50
```

```
end if;
                  end if;
52
53
                            -- signal assignments
54
                  hcount <= horin;
55
56
                  vcount <= vorin;
             end if;
57
59
        end process;
60
61
62 end Behavioral;
   ctrl_tb.vhd
1
2 entity ctrl_tb is
з — Port ();
4 end ctrl_tb;
6 architecture Behavioral of ctrl_tb is
7 component vga_ctrl — instantiate
       Port ( clk : in STD_LOGIC := '0';
en : in STD_LOGIC := '0';
                 \label{eq:count}  \mbox{hcount} \; : \; \mbox{out} \; \; \mbox{STD\_LOGIC\_VECTOR} \; \; (9 \; \; \mbox{downto} \; \; 0) \; := \; (\; \mbox{others} \; \Rightarrow \; '0 \; ') \; ;
10
                 vcount : out STDLOGIC-VECTOR (9 downto 0) := (others => '0');
11
                 vid : out STD_LOGIC := '0';
12
                 hs : out STD_LOGIC := '0';
13
                 vs : out STD_LOGIC := '0');
15 end component;
16 — other signals
17 \text{ signal clk} : \text{std_logic} := '0';
18 signal hcount, vcount: STDLOGIC_VECTOR (9 downto 0) := (others => '0');
19 signal vid, hs, vs : std_logic := '0';
20 begin
21
        dut: vga\_ctrl port map( — I guess this is technically the instantiation
22
                       clk => clk,
23
                        en \implies clk,
                       \  \  \, hcount \, = > \, hcount \, \, ,
25
                        vcount => vcount,
26
                       \mathrm{vid} \; \Longrightarrow \; \mathrm{vid} \; ,
27
                       hs \implies hs,
28
29
                       vs \implies vs);
30
              process begin
31
                  clk <= ',0';
32
                  wait for 500 ps;
33
                  clk <= '1';
34
                  wait for 500 ps;
35
36
              end process;
37
38 end Behavioral;
```

Simulation




Figure 3: Testbench simulation of the VGA controller.

Part 2 pixel_pusher.vhd

```
2 entity pixel_pusher is
      Port ( clk : in STD_LOGIC;
              en : in STD_LOGIC;
              VS : in STD_LOGIC;
              pixel : in STD_LOGIC_VECTOR (7 downto 0);
              hcount: in STD_LOGIC_VECTOR (9 downto 0);
              vid : in STD_LOGIC;
              R : out STDLOGIC_VECTOR (4 downto 0) := (others \Rightarrow '0');
              B: out STDLOGIC_VECTOR (4 downto 0) := (others => '0');
10
              G: out STDLOGIC_VECTOR (5 downto 0) := (others => '0');
              addr : out STD_LOGIC_VECTOR (17 downto 0));
12
13 end pixel_pusher;
15 architecture Behavioral of pixel_pusher is
16 signal countin: std_logic_vector(17 downto 0) := (others => '0'); --
      internal counter
17 begin
      process(clk) begin
18
           if rising_edge(clk) AND en='1' then
19
               if VS='0' then
               --reset
21
                   R \ll (others \Rightarrow '0');
22
                   B \ll (others \Rightarrow '0');
23
                   G \ll (others \Rightarrow '0');
24
                   countin <= (others => '0');
               elsif vid='1' AND unsigned(hcount)<480 then
```

```
R \leq pixel(7 \text{ downto } 5) \& "00";
                    G \ll pixel (4 \text{ downto } 2) \& "000";
28
                    B \ll pixel(1 \text{ downto } 0) \& "000";
29
                    countin <= std_logic_vector(unsigned(countin)+1);</pre>
30
                else
31
                    R \ll (others \Rightarrow '0');
                    B \ll (others \Rightarrow '0');
33
                    G \ll (others \Rightarrow '0');
                end if;
35
36
37
                --signal assignment
                         addr <= countin;
38
           end if;
39
40
       end process;
41
42 end Behavioral;
  image_top.vhd
2 entity image_top is
       Port ( clk : in STD_LOGIC;
               vga_r : out STD_LOGIC_VECTOR (4 downto 0);
               vga_g : out STD_LOGIC_VECTOR (5 downto 0);
               vga_b : out STD_LOGIC_VECTOR (4 downto 0);
               vga_hs : out STD_LOGIC;
               vga_vs : out STD_LOGIC);
9 end image_top;
10
11 architecture Behavioral of image_top is
12 component picture
    PORT (
13
       clka : IN STD_LOGIC;
14
       addra: IN STD_LOGIC_VECTOR(17 DOWNIO 0);
       douta : OUT STD_LOGIC_VECTOR(7 DOWNTO 0)
16
17
    );
18 END component;
19 component pixel_pusher
       Port ( clk : in STD_LOGIC;
20
21
               en : in STD_LOGIC;
               VS: in STD_LOGIC;
22
               pixel : in STD_LOGIC_VECTOR (7 downto 0);
23
               hcount: in STD_LOGIC_VECTOR (9 downto 0);
               vid : in STD_LOGIC;
               R : out STDLOGIC_VECTOR (4 downto 0) := (others => '0');
               B : out STD\_LOGIC\_VECTOR (4 downto 0) := (others \Rightarrow '0');
27
               G: out STDLOGIC_VECTOR (5 downto 0) := (others => '0');
28
29
               addr : out STDLOGIC-VECTOR (17 downto 0));
30 end component;
31 component clk_div
       Port ( realclk : in STD_LOGIC;
32
               fakeclk : out STD_LOGIC
33
34
35 end component;
36 component vga_ctrl
       Port ( clk : in STD_LOGIC := '0';
37
               en : in STD_LOGIC := 0;
38
               hcount : out STDLOGIC_VECTOR (9 downto 0) := (others => '0');
39
               vcount : out STDLOGIC-VECTOR (9 downto 0) := (others => '0');
40
               vid : out STD_LOGIC := '0';
               hs \ : \ {\color{red} out} \ STD\_LOGIC \ := \ {\color{gray} '0} \ {\color{gray} ';}
```

```
vs : out STD_LOGIC := '0');
44 end component;
45 -- signals
47 signal hcount, vcount : STD_LOGIC_VECTOR (9 downto 0) := (others \Rightarrow '0'); 48 signal pixel : STD_LOGIC_VECTOR (7 downto 0) := (others \Rightarrow '0');
49 signal addr : STD_LOGIC_VECTOR (17 downto 0) := (others => '0');
51
         -- no fucking clue how to connect the image
52
         smallclk : clk_div port map(
53
                              realclk => clk,
54
                               fakeclk \Rightarrow en);
56
57
         ctrl : vga_ctrl port map(
58
                               clk \implies clk,
                               en => en,
59
                               hcount => hcount, -- pp
                               vcount \Rightarrow vcount,
61
62
                               vid \implies vid, --pp
                               hs \implies hs,
63
                               vs => vs); -- pp
64
        pp : pixel_pusher port map(
65
                               clk \implies clk,
66
67
                               en \Rightarrow en
                               VS \implies vs, -- ctrl
68
                               pixel => pixel, -- pic ?
hcount => hcount, -- ctrl
69
70
                               \mathrm{vid} \; \Longrightarrow \; \mathrm{vid} \; , \; -\!\!\!-\!\mathrm{ctrl}
71
                               \begin{array}{lll} R \implies vga\_r\;,\; -\!\!\!\!-\; top\,?\\ B \implies vga\_b\;,\; -\!\!\!\!-\; top \end{array}
72
73
                               G \Rightarrow vga_-g, --top
74
                               addr => addr); -- pic ?
75
76
77
         pic : picture port map(
                               clka => clk,
78
                               addra \Rightarrow addr, --pp
                               douta => pixel); -- pp
80
81
                               vga_hs \le hs;
82
                               vga_vs \le vs;
83
85 end Behavioral;
```

Synthesis Schematic




Figure 4: Synthesis of image_top.vhd.

${\bf Implementation}$




Figure 5: Implementation of image_top.vhd.

Power and Utilization



Constraint File

 $_{\mbox{\scriptsize 1}}$ ## This file is a general .xdc for the ZYBO Rev B board

```
_{2} ## To use it in a project:
_{\rm 3} ## - uncomment the lines corresponding to used pins
4 ## - rename the used signals according to the project
7 ##Clock signal
8 set_property -dict { PACKAGE_PIN L16
                                                IOSTANDARD LVCMOS33 } [get_ports { clk
        }]; #IO_L11P_T1_SRCC_35 Sch=sysclk
9 create_clock -add -name sys_clk_pin -period 8.00 -waveform {0 4} [get_ports {
        clk }]:
12 ##Switches
#set_property -dict { PACKAGE_PIN G15 [0] }]; #IO_L19N_T3_VREF_35 Sch=SW0
                                                 IOSTANDARD LVCMOS33 } [get_ports { sw
14 #set_property -dict { PACKAGE_PIN P15
                                                 IOSTANDARD LVCMOS33 } [get_ports { sw
       [1] }]; #IO_L24P_T3_34 Sch=SW1
15 #set_property -dict { PACKAGE_PIN W13
                                                 IOSTANDARD LVCMOS33 } [get_ports { sw
       [2] }]; \#IO_L4N_T0_34 Sch=SW2
16 #set_property -dict { PACKAGE_PIN T16
                                                 IOSTANDARD LVCMOS33 } [get_ports { sw
       [3] }]; \#IO_L9P_T1_DQS_34 Sch=SW3
19 ##Buttons
20 #set_property -dict { PACKAGE_PIN R18
                                                 IOSTANDARD LVCMOS33 } [get_ports {
       btn [0] \quad \  \  \}]; \ \ \#IO\_L20N\_T3\_34 \quad Sch=BTN0
21 #set_property -dict { PACKAGE_PIN P16
                                                 IOSTANDARD LVCMOS33 } [get_ports {
       btn[1] }]; #IO_L24N_T3_34 Sch=BTN1
22 #set_property -dict { PACKAGE_PIN V16
                                                 IOSTANDARD LVCMOS33 } [get_ports {
       btn[2] }]; #IO_L18P_T2_34 Sch=BTN2
23 #set_property -dict { PACKAGE_PIN Y16
                                                 IOSTANDARD LVCMOS33 } [get_ports {
       btn[3] }]; #IO_L7P_T1_34 Sch=BTN3
24
25
26 ##LEDs
27 #set_property -dict { PACKAGE_PIN M14
                                                 IOSTANDARD LVCMOS33 } [get_ports {
       led[0] }]; #IO_L23P_T3_35 Sch=LED0
                                                 IOSTANDARD LVCMOS33 } [get_ports {
28 #set_property -dict { PACKAGE_PIN M15
       29 #set_property -dict { PACKAGE_PIN G14
                                                 IOSTANDARD LVCMOS33 } [get_ports {
       \begin{array}{ll} \text{led} \hspace{0.1cm} \text{[2]} \hspace{0.1cm} \text{\}} \hspace{0.1cm} \text{]} \hspace{0.1cm}; \hspace{0.1cm} \text{\#IO} \hspace{0.1cm} \text{-} 0 \hspace{0.1cm} \text{-} 35 \hspace{--0.1cm} = \hspace{-0.1cm} \text{Sch} \hspace{--0.1cm} = \hspace{-0.1cm} \text{LED2} \end{array}
                                                 IOSTANDARD LVCMOS33 } [get_ports {
30 #set_property -dict { PACKAGE_PIN D18
       \label{eq:led_solution} \verb|led[3]| \  \  \}]; \  \  \# IO\_L3N\_T0\_DQS\_AD1N\_35 \  \  Sch\!\!=\!\!LED3
31
33 ##I2S Audio Codec
34 #set_property -dict { PACKAGE_PIN K18
                                                 IOSTANDARD LVCMOS33 } [get_ports
       \verb|ac_bclk||; \# IO\_L12N\_T1\_MRCC\_35 Sch=AC\_BCLK|
35 #set_property -dict { PACKAGE_PIN T19
                                                 IOSTANDARD LVCMOS33 } [get_ports
       ac_mclk]; \#IO_25_34 Sch=AC_MCLK
36 #set_property -dict { PACKAGE_PIN P18
                                                 IOSTANDARD LVCMOS33 } [get_ports
       ac_muten]; \#IO_L23N_T3_34 Sch=AC_MUTEN
                                                 IOSTANDARD LVCMOS33 } [get_ports
37 #set_property -dict { PACKAGE_PIN M17
       ac_pbdat]; #IO_L8P_T1_AD10P_35 Sch=AC_PBDAT
38 #set_property -dict { PACKAGE_PIN L17
                                                 IOSTANDARD LVCMOS33 } [get_ports
       ac_pblrc]; #IO_L11N_T1_SRCC_35 Sch=AC_PBLRC
                                                 IOSTANDARD LVCMOS33 } [get_ports
39 #set_property -dict { PACKAGE_PIN K17
       ac_recdat]; #IO_L12P_T1_MRCC_35 Sch=AC_RECDAT
40 #set_property -dict { PACKAGE_PIN M18
                                                IOSTANDARD LVCMOS33 } [get_ports
       ac_reclrc]; #IO_L8N_T1_AD10N_35 Sch=AC_RECLRC
```

```
41
43 ##Audio Codec/external EEPROM IIC bus
                                                IOSTANDARD LVCMOS33 } [get_ports
_{44} #set_property -dict { PACKAGE_PIN N18
       ac_scl]; #IO_L13P_T2_MRCC_34 Sch=AC_SCL
45 #set_property -dict { PACKAGE_PIN N17
                                                IOSTANDARD LVCMOS33 } [get_ports
       ac_sda]; #IO_L23P_T3_34 Sch=AC_SDA
48 ##Additional Ethernet signals
49 #set_property -dict { PACKAGE_PIN F16
                                                IOSTANDARD LVCMOS33 } [get_ports
       eth_int_b]; \#IO_L6P_T0_35 Sch=ETH_INT_B
50 #set_property -dict { PACKAGE_PIN E17
                                                IOSTANDARD LVCMOS33 } [get_ports
       eth_rst_b]; #IO_L3P_T0_DQS_AD1P_35 Sch=ETH_RST_B
53 ##HDMI Signals
_{54} #set_property -{\rm dict} { PACKAGE_PIN H17
                                                IOSTANDARD TMDS_33 } [get_ports
       hdmi_clk_n]; #IO_L13N_T2_MRCC_35 Sch=HDMLCLK_N
55 #set_property -dict { PACKAGE_PIN H16
                                                IOSTANDARD TMDS_33 } [get_ports
       \verb|hdmi_clk_p|; \ \#IO\_L13P\_T2\_MRCC\_35 \ Sch=HDMI\_CLK\_P
56 #set_property -dict { PACKAGE_PIN D20
                                                IOSTANDARD TMDS_33 } [get_ports {
       \label{eq:hdmi_dn_0} \begin{array}{ll} \texttt{hdmi_dn_0} \\ \texttt{[0]} \end{array} \big\} \big]; \ \# \texttt{IO_L4N_T0_35} \ \ \text{Sch=HDMI\_D0\_N} \\ \\ \end{array}
57 #set_property -dict { PACKAGE_PIN D19
                                                IOSTANDARD TMDS_33 } [get_ports {
       hdmi_d_p[0] }]; #IO_L4P_T0_35 Sch=HDMI_D0_P
58 #set_property -dict { PACKAGE_PIN B20
                                                IOSTANDARD TMDS_33 } [get_ports {
       hdmi_d_n[1] }]; #IO_L1N_T0_AD0N_35 Sch=HDMI_D1_N
                                                IOSTANDARD TMDS_33 } [get_ports {
59 #set_property -dict { PACKAGE_PIN C20
       hdmi_d_p[1] }]; #IO_L1P_T0_AD0P_35 Sch=HDMI_D1_P
60 #set_property -dict { PACKAGE_PIN A20
                                                IOSTANDARD TMDS_33 } [get_ports {
       \label{eq:hdmi_d_n[2]} $$hdmi_d_n[2] $$]; $$\#IO_L2N_T0_AD8N_35 $$Sch=HDMI_D2_N $$
61 #set_property -dict { PACKAGE_PIN B19
                                                IOSTANDARD TMDS_33 } [get_ports {
       \label{eq:hdmi_dp[2]} $$hdmi_d_p[2] $$]; $\#IO_L2P_T0_AD8P_35 $$Sch=HDMI_D2_P$
62 #set_property -dict { PACKAGE_PIN E19
                                                IOSTANDARD LVCMOS33 } [get_ports
       \verb|hdmi_cec|; \#IO_L5N_T0_AD9N_35 Sch=HDMI_CEC|
63 #set_property -dict { PACKAGE_PIN E18
                                                IOSTANDARD LVCMOS33 } [get_ports
       hdmi_hpd]; #IO_L5P_T0_AD9P_35 Sch=HDMLHPD
_{64} \#set\_property -dict { PACKAGE_PIN F17
                                                IOSTANDARD LVCMOS33 } [get_ports
       hdmi_out_en]; #IO_L6N_T0_VREF_35 Sch=HDMLOUT_EN
65 #set_property -dict { PACKAGE.PIN G17
                                                IOSTANDARD LVCMOS33 } [get_ports
       \verb|hdmi_scl||; \#IO_L16P_T2_35 Sch=HDMLSCL|
                                                IOSTANDARD LVCMOS33 } [get_ports
66 #set_property -dict { PACKAGE_PIN G18
       hdmi_sda]; #IO_L16N_T2_35 Sch=HDMLSDA
69 ##Pmod Header JA (XADC)
70 #set_property -dict { PACKAGE_PIN N15
                                               IOSTANDARD LVCMOS33 } [get_ports {
       ja_p [0] }]; #IO_L21P_T3_DQS_AD14P_35 Sch=JA1_R_p
71 #set_property -dict { PACKAGE_PIN L14
                                               IOSTANDARD LVCMOS33 } [get_ports {
       \label{eq:conditional_condition} $ja_p[1] \}]; \ \#IO_L22P_T3_AD7P_35 \ Sch=JA2_R_P
72 #set_property -dict { PACKAGE_PIN K16
                                               IOSTANDARD LVCMOS33 } [get_ports {
       \label{eq:condition} {\tt ja-p~[2]~} \ \} \ ]; \ \# IO\_L24P\_T3\_AD15P\_35 \ Sch=JA3\_R\_P
                                               IOSTANDARD LVCMOS33 } [get_ports {
73 #set_property -dict { PACKAGE_PIN K14
       ja_p[3] }]; #IO_L20P_T3_AD6P_35 Sch=JA4_R_P
74 #set_property -dict { PACKAGE_PIN N16
                                                IOSTANDARD LVCMOS33 } [get_ports {
       ja_n [0] }]; #IO_L21N_T3_DQS_AD14N_35 Sch=JA1_R_N
75 #set_property -dict { PACKAGE_PIN L15
                                               IOSTANDARD LVCMOS33 } [get_ports {
       \label{eq:condition} \verb|ja_n[1]| \ \ \}]; \ \ \# IO_L22N_T3\_AD7N\_35 \ \ Sch=JA2\_R\_N
76 #set_property -dict { PACKAGE_PIN J16
                                              IOSTANDARD LVCMOS33 } [get_ports {
       ja_n [2] }]; #IO_L24N_T3_AD15N_35 Sch=JA3_R_N
```

```
77 #set_property -dict { PACKAGE_PIN J14
                                            IOSTANDARD LVCMOS33 } [get_ports {
       ja_n[3] }]; #IO_L20N_T3_AD6N_35 Sch=JA4_R_N
80 ##Pmod Header JB
                                             IOSTANDARD LVCMOS33 } [get_ports {
81 #set_property -dict { PACKAGE_PIN T20
       jb_p[0] }]; #IO_L15P_T2_DQS_34 Sch=JB1_p
82 #set_property -dict { PACKAGE_PIN U20
                                             IOSTANDARD LVCMOS33 } [get_ports {
       jb_n[0] \ \}]; \ \#IO_L15N_T2_DQS_34 \ Sch=JB1_N
83 #set_property -dict { PACKAGE_PIN V20
                                             IOSTANDARD LVCMOS33 } [get_ports {
       jb_p[1] }]; #IO_L16P_T2_34 Sch=JB2_P
84 #set_property -dict { PACKAGE_PIN W20
                                            IOSTANDARD LVCMOS33 } [get_ports {
       jb_n[1] }]; #IO_L16N_T2_34 Sch=JB2_N
                                             IOSTANDARD LVCMOS33 } [get_ports {
85 #set_property -dict { PACKAGE_PIN Y18
       \label{eq:conditional_bound}  \mbox{jb-p [2] } \mbox{ } \mbox{]; } \mbox{\#IO\_L17P\_T2\_34 Sch=JB3\_P} 
86 #set_property -dict { PACKAGE_PIN Y19
                                             IOSTANDARD LVCMOS33 } [get_ports {
       jb_n[2] }]; #IO_L17N_T2_34 Sch=JB3_N
87 #set_property -dict { PACKAGE_PIN W18
                                             IOSTANDARD LVCMOS33 } [get_ports {
       jb_p[3] }]; #IO_L22P_T3_34 Sch=JB4_P
88 #set_property
                  -dict { PACKAGE_PIN W19
                                            IOSTANDARD LVCMOS33 } [get_ports {
       jb_n [3] \ \}]; \ \#IO_L22N_T3_34 \ Sch=JB4_N
91 ##Pmod Header JC
92 #set_property -dict { PACKAGE_PIN V15
                                             IOSTANDARD LVCMOS33 } [get_ports {
       jc_p[0] }]; #IO_L10P_T1_34 Sch=JC1_P
93 #set_property -dict { PACKAGE_PIN W15
                                             IOSTANDARD LVCMOS33 } [get_ports {
       jc_n [0] }]; #IO_L10N_T1_34 Sch=JC1_N
94 #set_property -dict { PACKAGE_PIN T11
                                             IOSTANDARD LVCMOS33 } [get_ports {
       jc_p[1] }]; #IO_L1P_T0_34 Sch=JC2_P
95 #set_property -dict { PACKAGE.PIN T10
                                             IOSTANDARD LVCMOS33 } [get_ports {
       jc_n[1] }]; #IO_L1N_T0_34 Sch=JC2_N
96 #set_property -dict { PACKAGE_PIN W14
                                             IOSTANDARD LVCMOS33 } [get_ports {
       jc_p[2] }]; \#IO_L8P_T1_34 Sch=JC3_P
97 #set_property -dict { PACKAGE.PIN Y14
                                             IOSTANDARD LVCMOS33 } [get_ports {
       jc_n[2] }]; #IO_L8N_T1_34 Sch=JC3_N
98 #set_property -dict { PACKAGE_PIN T12
                                             IOSTANDARD LVCMOS33 } [get_ports {
       IOSTANDARD\ LVCMOS33\ \}\ [\ get\_ports\ \{
99 #set_property -dict { PACKAGE_PIN U12
       jc_n[3] }]; #IO_L2N_T0_34 Sch=JC4_N
102 ##Pmod Header JD
103 #set_property -dict { PACKAGE.PIN T14
                                             IOSTANDARD LVCMOS33 } [get_ports {
       jd_p[0] }]; #IO_L5P_T0_34 Sch=JD1_P
                                             IOSTANDARD LVCMOS33 } [get_ports {
104 #set_property -dict { PACKAGE_PIN T15
       jd_n [0] }]; #IO_L5N_T0_34 Sch=JD1_N
_{\rm 105} \# {\tt set\_property} - {\tt dict} { PACKAGE_PIN P14
                                             IOSTANDARD LVCMOS33 } [get_ports {
       jd_p[1] }]; #IO_L6P_T0_34 Sch=JD2_P
                                             IOSTANDARD LVCMOS33 } [get_ports {
106 #set_property -dict { PACKAGE_PIN R14
       \label{eq:condition}  \mbox{jd-n [1] } \mbox{ } \mbox{]; } \mbox{\#IO_L6N_T0_VREF_34 Sch=JD2_N} 
                                             IOSTANDARD LVCMOS33 } [get_ports {
107 #set_property -dict { PACKAGE_PIN U14
       jd_p[2] }]; #IO_L11P_T1_SRCC_34 Sch=JD3_P
  #set_property -dict { PACKAGE_PIN U15
                                             IOSTANDARD LVCMOS33 } [get_ports {
       jd_n[2]}]; #IO_L11N_T1_SRCC_34 Sch=JD3_N
109 #set_property -dict { PACKAGE_PIN V17
                                             IOSTANDARD LVCMOS33 } [get_ports {
       jd_p[3] }]; #IO_L21P_T3_DQS_34 Sch=JD4_P
#set_property -dict { PACKAGE_PIN V18
                                             IOSTANDARD LVCMOS33 } [get_ports {
       jd_n[3] }]; #IO_L21N_T3_DQS_34 Sch=JD4_N
```

```
113 ##Pmod Header JE
#set_property -dict { PACKAGE_PIN V12
                                              IOSTANDARD LVCMOS33 } [get_ports { je
       [0] \ \ \}]; \ \#IO\_L4P\_T0\_34 \ \ Sch=JE1
115 #set_property -dict { PACKAGE_PIN W16
[1] }]; #IO_L18N_T2_34 Sch=JE2
                                              IOSTANDARD LVCMOS33 } [get_ports { je
#set_property -dict { PACKAGE_PIN J15
                                              IOSTANDARD LVCMOS33 } [get_ports { je
       [2] }]; #IO_25_35 Sch=JE3
                                              IOSTANDARD LVCMOS33 } [get_ports { je
117 #set_property -dict { PACKAGE_PIN H15
       [3] }]; #IO_L19P_T3_35 Sch=JE4
#set_property -dict { PACKAGE_PIN V13
                                              IOSTANDARD LVCMOS33 } [get_ports { je
       [4] }]; #IO_L3N_T0_DQS_34 Sch=JE7
#set_property -dict { PACKAGE_PIN U17
                                              IOSTANDARD LVCMOS33 } [get_ports { je
       [5] \}]; \#IO_L9N_T1_DQS_34 Sch=JE8
120 #set_property -dict { PACKAGE_PIN T17
                                              IOSTANDARD LVCMOS33 } [get_ports { je
       [6] }]; #IO_L20P_T3_34 Sch=JE9
#set_property -dict { PACKAGE_PIN Y17
                                              IOSTANDARD LVCMOS33 } [get_ports { je
       [7] }]; #IO_L7N_T1_34 Sch=JE10
_{\rm 124} ##USB-OTG overcurrent detect pin
#set_property -dict { PACKAGE_PIN U13
                                              IOSTANDARD LVCMOS33 } [get_ports
       otg_oc]; #IO_L3P_T0_DQS_PUDC_B_34 Sch=OTG_OC
126
128 ##VGA Connector
   set_property -dict { PACKAGE_PIN M19
                                             IOSTANDARD LVCMOS33 } [get_ports {
       vga_r[0] }]; #IO_L7P_T1_AD2P_35 Sch=VGA_R1
                                             IOSTANDARD LVCMOS33 } [get_ports {
   set_property -dict { PACKAGE_PIN L20
        vga_r[1] }]; #IO_L9N_T1_DQS_AD3N_35 Sch=VGA_R2
                                             IOSTANDARD LVCMOS33 } [get_ports {
   set_property -dict { PACKAGE_PIN J20
       vga_r[2] }]; #IO_L17P_T2_AD5P_35 Sch=VGA_R3
_{\rm 132} set_property -{\rm dict} { PACKAGE_PIN G20}
                                             IOSTANDARD LVCMOS33 } [get_ports {
       vga_r[3] }]; \#IO_L18N_T2\_AD13N\_35
                                            Sch=VGA_R4
                                             IOSTANDARD LVCMOS33 } [get_ports {
133 set_property -dict { PACKAGE_PIN F19
       vga_r[4] }]; #IO_L15P_T2_DQS_AD12P_35 Sch=VGA_R5
134 set_property -dict { PACKAGE_PIN H18
                                             IOSTANDARD LVCMOS33 } [get_ports {
       \label{eq:condition} vga\_g \left[ \begin{smallmatrix} 0 \end{smallmatrix} \right] \ \ \} \ ]; \ \ \#IO\_L14N\_T2\_AD4N\_SRCC\_35 \ \ Sch=VGA\_G0
                                             IOSTANDARD LVCMOS33 } [get_ports {
   set_property -dict { PACKAGE_PIN N20
        vga_g[1] }]; #IO_L14P_T2_SRCC_34 Sch=VGA_G1
                                             IOSTANDARD LVCMOS33 } [get_ports {
136 set_property -dict { PACKAGE_PIN L19
       vga_g[2] }]; #IO_L9P_T1_DQS_AD3P_35 Sch=VGA_G2
137 set_property -dict { PACKAGE_PIN J19
                                             IOSTANDARD LVCMOS33 } [get_ports {
       vga_g[3] }]; #IO_L10N_T1_AD11N_35
                                            Sch=VGA_G3
138 set_property -dict { PACKAGE_PIN H20
                                             IOSTANDARD LVCMOS33 } [get_ports {
       vga_g[4] }]; #IO_L17N_T2_AD5N_35 Sch=VGA_G4
                                             IOSTANDARD LVCMOS33 } [get_ports {
139 set_property -dict { PACKAGE_PIN F20
       \label{eq:vgag} $$ vga_g[5] $$ ]; $$ \#IO_L15N_T2_DQS_AD12N_35 $$ Sch=VGA=G5$
   set_property
                 -dict { PACKAGE_PIN P20
                                             IOSTANDARD LVCMOS33 } [get_ports {
       vga_b[0] }]; #IO_L14N_T2_SRCC_34 Sch=VGA_B1
141 set_property -dict { PACKAGE_PIN M20
                                             IOSTANDARD LVCMOS33 } [get_ports {
       vga_b[1] }]; #IO_L7N_T1_AD2N_35 Sch=VGA_B2
                                             IOSTANDARD LVCMOS33 } [get_ports {
142 set_property -dict { PACKAGE_PIN K19
       vga_b[2] }]; #IO_L10P_T1_AD11P_35
                                            Sch=VGA\_B3
143 set_property -dict { PACKAGE_PIN J18
                                             IOSTANDARD LVCMOS33 } [get_ports {
       vga_b[3] }]; #IO_L14P_T2_AD4P_SRCC_35 Sch=VGA_B4
_{\rm 144} set_property -{\rm dict} { PACKAGE_PIN G19}
                                             IOSTANDARD LVCMOS33 } [get_ports {
       vga_b[4] }]; #IO_L18P_T2_AD13P_35
                                            Sch=VGA_B5
145 set_property -dict { PACKAGE_PIN P19
                                             IOSTANDARD LVCMOS33 } [get_ports
       vga_hs]; #IO_L13N_T2_MRCC_34 Sch=VGA_HS
```