Embedded Final Project

Shannon L. Sabino

December 20, 2017 (Original) February 14, 2018 (Edits)

Contents

| Introduction | 2 |
|--|-----------------------------|
| VGA Revisited | 3 |
| Frame Buffer | 3 |
| Motion | 4 |
| | 4 5 |
| | 5 |
| System Architecture | 6 6 7 |
| Discussion | 7 |
| Block Diagram | 8 |
| Synthesis | 9 |
| Implementation 1 | 0 |
| Power 1 | 1 |
| Appendix 1 image_top.vhd 1 hold_clock.vhd 1 pixel_pusher.vhd 1 image_top.vhd 1 ZYBO_Master.xdc 1 | $\frac{1}{2}$ $\frac{4}{5}$ |

Introduction

For the final project of the semester, students had free range over the domain and topic for what they wanted to create, as long as it was sufficiently complicated. This past summer I had fun learning to program in Lua in a heavily constrained, low-resolution game development environment. Low-res game dev showed me the ropes of the language and forced me to better grapple with how to implement algorithms and data structures, all while providing a simple way that you can visually check for errors or flaws in the code. This was what I wanted to replicate with VHDL for this project. Throughout the semester, I felt as if I had been lacking the opportunity to fail and fully flesh out why I had failed. To me, this is where meaningful learning occurs, and where you really begin to master a piece of software or language. And many of the finer points of VHDL were indeed laid bare to me, and as for the ones that weren't, I am at least more metacognitively aware of my shortcomings.

Overall, the goal of this project was to create a drawing tool which works similarly to an etch-a-sketch, in which you can manipulate the pixels on screen from external buttons. I made use of my previously created VGA controller and created a logic for a frame buffer which would load up pixels. This project would not create a profitable product — video games have not been built plainly in hardware for a long time [1]. However, the type of logic I needed to implement is scalable to real embedded systems, even if they aren't graphical in nature. I effectively ended up creating a state machine in not so many words. It responds to inputs appropriately and in a timely manner and performs exactly the tasks I want it to. As a result, my product might not be markettable, but I am. Most of the new and exciting logic for this project is in the new_pix_buff.vhd file.

For this project I used exclusively programmed the logic fabric on the Zynq chip for our Zybo boards, and made use of the board's buttons and switches.




Figure 1: This very dark photo shows the Zybo board above to the monitor that it is interacting with. The white square is my 100x100 pixel result with some colors etched into it.

VGA Revisited

The first part of this project involved anxiously tearing every piece of my VGA project apart until I could discover how it was wrong. And it was somewhat wrong, and it was probably through pure coincidence that it didn't show up in the original test. I hashed out a workaround for this because I didn't want to end up sinking too much time into an "elegant" fix which wouldn't have gotten me any closer to a finished product.

I decided to have my VGA write to a tiny space only to avoid overwhelming me with testing. I originally went with a 33x33 frame so that I could easily test edge conditions and traverse the entire image. Since I was originally writing to only one pixel at a time, this was an appropriate amount of space. I was pressured by my TA to open up the visible area to be larger, and eventually scaled to 100x100 pixels.

All of these edits were actually done in my pixel_pusher module, and my vga_ctrl was completely untouched.

Frame Buffer

My pixel_pusher was originally written to read from a block ROM. Since I wanted to be able to edit my pixels (obviously), I removed the ROM block and created a frame buffer module, new_pix_buff. This feeds the correct, requested pixel to the pusher on each clock, while also processing and editing the other pixels behind the scenes.

Since I did not explicitly create a block RAM, I needed to imply one. I created an array of either a 33x33=1089 or 100x100=10,000 8 bit std_logic_vectors. This synthesized correctly and without fuss if I wrote to it correctly. After much trial and error, I discovered that if I only wrote to one address per clock cycle, then it would synthesize effortlessly as block RAM. But if I tried to write to multiple locations per clock cycle, it would explode and become un-implementable because it needed so many LUTs — I expect it was trying to make a huge multiplexer of some sort.

Another interesting quirk I discovered and was not completely able to resolve was in the vertical wrapping. The pixels should only have been able to be edited within the defined range of the array of RAM. Therefore, when I go off screen, it should "overflow" to the opposite side of the screen. This worked well for the horizontal borders, but on the vertical it appeared to behave as if there was an unseen part of the RAM that it was writing to before wrapping around. Our TA suggested this may be due to it wanting to synthesize RAM sizes with exponents of 2, which seems like a strong possibility, and something that I would want to explore in future edits.

Motion

I handled motion by creating a cursor signal, to hold an address in the block RAM which represents "where" we are. Because of the way the VGA writes to screen, moving left or right is the equivalent of decrementing or incriminating this address by one, and, similarly, moving up or down is the same as decrementing or incriminating the address by the length of a line (33 or 100, for my two resolutions).

I initially started out with a one button press = one pixel system of movement. This was easy for debugging as I knew exactly how it should behave and move for each button press. Eventually, nudged on by making the resolution larger, I decided to implement a "hold" motion. I daisy chained two clock dividers to make this slow, and added an enable to the condition for writing new pixels - now it write for either a new button press or a held button press.

Thickness

I initially started with drawing one pixel only, but as I anticipated scaling up to a larger resolution, I knew I would need to make the thickness that is drawn larger too — in other words, I would need to draw several pixels surrounding the cursor for each button press as well. As mentioned above, I can only write to my frame buffer RAM once per clock cycle, so I effectively ended up creating a state machine to write one surrounding pixel per clock cycle. When in "bigger" mode, it initially writes to the pixels where the cursor is, and then it writes to the four adjacent pixels one at a time, making a line with a thickness of three pixels.

I originally intended to have "one-pixel" mode and "bigger mode" as the two options for the left-most switch. But I eventually began to feel that one pixel would be annoyingly tiny in my higher resolution screen, and decided to create an even bigger mode, called "biggest". This writes 5 pixel wide lines. You can toggle "bigger" and "biggest" mode on the leftmost switch.

Pixel Diagram




Figure 2: Size comparison of different widths.

Color

Changing the color being drawn was a simple affair — the three remaining switches represent red, green and blue, as the VGA controller takes a traditional RGB value. I have it cut down to only 8 bits between all three colors with padded zeros, so the colors are very bright when isolated.

Switch Diagram




Figure 3: Layout of the switches.

The real difficulty on the color front came from making the cursor blink. I wanted to make the cursor blink in place because I felt it would make the project feel very clean and complete. Without it, it is quite difficult to tell where you are going to draw when you press a button, which makes it look like a rough work in progress — a beta version. To achieve the "blink", I invert the inputs to invert the color and then return to normal. I have it flip on an internal counter. When I press a new button, I don't want the pixels to remain inverted, so before I move the cursor I always return the pixels to their non-inverted color. I additionally have it color the entire width of the cursor. This added quite a bit of logic to the frame buffer, as this piece of the project turned out to be the most challenging. It pulled together my ability to work with virtually every other piece of the project without breaking anything along the way.

Design Process

System Architecture

I knew from the get-go that this would be an application-specific processor, as I did not want to get bogged down in writing assembly for a general-purpose processor given that this is a hardware class. I also knew that, in removing the block ROM, I would need to create a block RAM memory frame buffer to hold the image. This is no instruction memory, only the data memory i.e. the frame buffer.

Implementation

If I was to implement this differently, I might have created more modules for my frame buffer to talk to, instead of grouping it all into one, self-contained "state machine". I additionally think it's disingenuous to call this a state machine — my many nested if-statements look, in retrospect, like I was using my familiarity with high-level programming languages as a crutch. This machine surely would had enough states to rationalize setting up one-hot encoding, and a case statement would have likely executed more efficiently and in a more understandable way to outsiders.

Starting Point

My starting point was my pre-existing VGA controller.

Discussion

I like my project enough to want to use my personal Git for the first time. I wish it was easier to take pictures of the finished result, but writing a module to take a screenshot from my VGA in this time span may have taken years off my life..

The biggest things I learned were how to imply block RAM, and that everything eventually becomes a state machine. Albeit, reading my own code back to me, the nested if-statements still make more sense to me, and I can better visualize how they would turn into combinational logic in the RTL.

If I wanted to sell this product it would need a lot more functionality. As is, this hardware is too much to etch by hand at home with some tracing paper and ferric acid, but to buy FPGA or ASICs would be way too much money at any volume given how much little you could sell this product for. It would make sense as a part of a low-res bundle of little games, so that you can cram more onto a chip and sell the product for more profit.

References

[1] Wikipedia: First generation of video game consoles, https://en.wikipedia.org/wiki/First_generation_of_video_game_consoles

Block Diagram




Figure 4: Entire project Block diagram.

Synthesis




Figure 5: Synthesis schematic.

Implementation



Power




Figure 7: Power and Utilization post-implementation.

Appendix

I will only include the parts of this code that are changed from my original VGA project to avoid redundancy.

$image_top.vhd$

```
1 entity image_top is
      Port ( clk : in STD_LOGIC;
              vga_r : out STD_LOGIC_VECTOR (4 downto 0);
              vga_g : out STD_LOGIC_VECTOR (5 downto 0);
              vga_b : out STD_LOGIC_VECTOR (4 downto 0);
              vga_hs : out STD_LOGIC;
              vga_vs : out STD_LOGIC;
              btn1 : in std_logic;
              btn2 : in std_logic;
              btn3 : in std_logic;
              btn4 : in std_logic;
              sw0, sw1, sw2, sw3 : in std_logic);
13 end image_top;
14
15 architecture Behavioral of image_top is
16
17 component new_pix_buff
      Port (addr: in STDLOGIC-VECTOR (13 downto 0) := (others => '0');
18
                           : in STD_LOGIC; --all signals from the button
19
                            : in STD_LOGIC; --all signals from the button
             butt2
20
                           : in STD_LOGIC; —all signals from the button
21
             butt3
             butt4
                            : in STD_LOGIC; --all signals from the button
             pex : out std_logic_vector(7 downto 0);
                  : in std_logic;
             en : in std_logic;
             holden : in std_logic;
             sw0, sw1, sw2, sw3 : in std_logic
              ):
28
29 end component;
30 component pixel-pusher
31
      Port ( clk : in STD_LOGIC;
              \quad \text{en} \ : \ \ \underset{}{\textbf{in}} \ \ \text{STD\_LOGIC};
32
              VS : in STD_LOGIC :
33
              pixel : in STD_LOGIC_VECTOR (7 downto 0);
              hcount: in STDLOGIC_VECTOR (9 downto 0);
35
              vcount: in STD_LOGIC_VECTOR (9 downto 0);
              vid : in STD_LOGIC;
37
              R : out STDLOGIC_VECTOR (4 downto 0) := (others => '0');
38
              B : out STDLOGIC_VECTOR (4 downto 0) := (others => '0');
39
              G: out STD_LOGIC_VECTOR (5 downto 0) := (others => '0');
40
              addr : out STD_LOGIC_VECTOR (13 downto 0));
42 end component;
43 component clk_div
      Port ( realclk : in STD_LOGIC;
44
              fakeclk : out STD_LOGIC
45
47 end component;
48 component debouncerboi
                    : in STD_LOGIC; --all signals from the button
49 Port (butt
         clk
                      : in STD_LOGIC; —125MHz clock
50
         goodPress
                      : out STD_LOGIC); --high iff this is a real press (test
      for led)
```

```
52
53 end component;
54 component vga_ctrl
         Port ( clk : in STD_LOGIC := '0';
                 en : in STD_LOGIC := '0';
56
                 hcount : out STDLOGIC_VECTOR (9 downto 0) := (others => '0');
57
                 vcount : out STDLOGIC-VECTOR (9 downto 0) := (others => '0');
58
                 vid : out STD_LOGIC := '0';
                 \  \, \text{hs} \ : \  \, {\color{blue} \text{out}} \  \, {\color{blue} \text{STD\_LOGIC}} \  \, := \  \, {\color{blue} \text{'0'}};
60
                 vs : out STD_LOGIC := '0');
61
62 end component;
63
64 component clk_div2
        65
                 holdclk : out STD_LOGIC
66
67
                 );
68 end component;
70 -- signals
 71 signal en, vid, hs, vs, press1, press2, press3, press4, holden: std_logic :=
         'o';
 72 signal hcount, vcount : STD_LOGIC_VECTOR (9 downto 0) := (others => '0');
 73 signal pixel : STDLOGIC-VECTOR (7 downto 0) := (others => '0');
74 signal addr : STD_LOGIC_VECTOR (13 downto 0) := (others => '0');
75 begin
76
         smallclk : clk_div port map(
77
                            realclk => clk,
78
                            fakeclk \Rightarrow en);
79
80
      holdclk:
                     clk_div2 port map(
                            realclk => en,
81
                            holdclk => holden);
82
       bnc1 : debouncerboi \ \underline{port} \ \underline{map} \big(
83
                            clk \implies clk,
84
 85
                            butt \implies btn1,
                            goodPress => press1
86
87
                            );
       bnc2\ :\ debouncerboi\ \underline{port}\ \underline{map}(
88
                            clk \Rightarrow clk,
89
                            butt \implies btn2,
90
                            goodPress \Rightarrow press2
91
92
       bnc3: debouncerboi port map(
93
                            clk \implies clk,
94
                             butt \implies btn3,
95
                            goodPress => press3
96
97
       bnc4 : debouncerboi port map(
98
99
                             clk \implies clk,
                            butt \implies btn4,
100
                            goodPress \Rightarrow press4
101
102
                            );
            ctrl : vga_ctrl port map(
                            clk \implies clk,
                            en => en,
                            hcount \Rightarrow hcount, --pp
106
107
                            vcount => vcount,
                             vid \implies vid, --pp
108
                            hs \implies hs,
109
                            vs \implies vs); --- pp
```

```
pp : pixel_pusher port map(
111
                                       clk \implies clk,
                                        en \implies en,
113
                                       VS \implies vs, -- ctrl
114
                                        pixel \Rightarrow pixel, -- pic ?
                                        \label{eq:hcount} \mbox{hcount} \; , \; -\!\!\!\!- \; \mbox{ctrl}
                                        vcount => vcount,
                                        \mathrm{vid} \; \Longrightarrow \; \mathrm{vid} \; , \; -\!\!-\!\mathrm{ctrl}
118
                                       R \implies vga\_r \;,\; -\!\!\!-\!\!\!- top\,?
119
                                       B \implies vga\_b \;,\; -\!\!-\!\!- top
120
                                       G \Rightarrow vga_g, --top
121
                                        addr => addr); -- pic ?
122
          pic : new_pix_buff port map(
124
125
                                        clk \implies clk,
126
                                        \mathrm{addr} \, \Longrightarrow \, \mathrm{addr} \, , \, \, -\!\!\!\!- \, \, \mathrm{pp}
                                        pex => pixel,
127
                                        butt1 => press1,
                                        \mathtt{butt2} \implies \mathtt{press2} \;,
129
130
                                        butt3 => press3,
                                        butt4 \implies press4,
131
                                       en \implies en,
133
                                       sw0 \implies sw0,
                                       sw1 \implies sw1,
134
                                       sw2 \implies sw2,
135
                                       \mathrm{sw}3 \implies \mathrm{sw}3\;,
136
                                        holden => holden); --- pp
137
138
                                        vga_hs \le hs;
139
140
                                        vga_vs \le vs;
141
142 end Behavioral;
```

hold_clock.vhd

```
1 entity clk_div2 is
      Port ( realclk : in STD_LOGIC;
              holdclk : out STD_LOGIC
              );
5 end clk_div2;
7 architecture Behavioral of clk_div2 is
s signal countguy : std_logic_vector (19 downto 0) := (others =>'0');
9 -- signal countguy: std_logic_vector (1 downto 0) := (others =>'0');
10 signal middleman : std_logic := '0';
11
      begin
      cntproc: process(realclk) begin
13
      if rising_edge(realclk) then
                if countguy="1111111111111111111" then
14
                --if unsigned(countguy)=2 then
                   middleman <= '1';
                   countguy \ll (others => '0');
17
18
                else
                   middleman <= '0';
19
20
                   countguy <= std_logic_vector(unsigned(countguy)+1);</pre>
                end if;
21
22
      end if;
23
      end process cntproc;
      holdclk <= middleman;
24
25 end Behavioral;
```

pixel_pusher.vhd

```
1 entity pixel_pusher is
       Port ( clk : in STD_LOGIC;
              en : in STD_LOGIC;
3
              VS: in STD_LOGIC;
               pixel : in STD_LOGIC_VECTOR (7 downto 0);
               hcount: in STD_LOGIC_VECTOR (9 downto 0);
6
              vcount: in STD_LOGIC_VECTOR (9 downto 0);
               vid : in STD_LOGIC;
              R : out STDLOGIC_VECTOR (4 downto 0) := (others \Rightarrow '0');
              \label{eq:B:out_STDLOGIC-VECTOR} B : out_STDLOGIC-VECTOR_{$(4$ downto 0)} := (others \Rightarrow `0');
10
              G : out STD_LOGIC_VECTOR (5 downto 0) := (others => '0');
              addr : out STD_LOGIC_VECTOR (13 downto 0) := (others => '0'));
13 end pixel_pusher;
15 architecture Behavioral of pixel_pusher is
16 signal countin: std_logic_vector(13 downto 0) := (others => '0'); ---
       internal counter
17 signal flag : std_logic := '0';
18 begin
19
       process(clk) begin
           if rising_edge(clk) AND en='1' then
20
                if VS='0' then
21
22
                    R \ll (others => `0');
                    B \ll (others \Rightarrow '0');
                    G \ll (others \Rightarrow '0');
25
                    countin \ll (others \implies '0');
26
                elsif vid='1' AND unsigned(hcount)<480 then
27
                      if unsigned (hcount)=280 AND unsigned (vcount)=279 then -
28
       trying to fix issue w first pixel print twice vcount=279, hcount=280
                    if unsigned(hcount)=200 AND unsigned(vcount)=199 then
29
                         countin <= std_logic_vector(unsigned(countin)+1);</pre>
30
31
32
                      if unsigned (hcount)>279 AND unsigned (vcount)<313 AND
33
       unsigned(vcount)>279 AND unsigned(hcount)<313 then - 33x33 square = 1089
                    if unsigned (hcount)>199 AND unsigned (vcount) < 300 AND unsigned
       (vcount) > 199 AND unsigned (hcount) < 300 then -100 \times 100 square = 10000
       pixels
                           if countin = "10001000000" then —count to 1088 and see
35 -
        what happends
                         if countin = "10011100001111" then --count to 9999 and
       see what happends
                         countin \ll (others \implies '0');
38
                         countin <= std_logic_vector(unsigned(countin)+1);</pre>
39
40
                         end if:
                    end if;
41
                      if unsigned (hcount) > 281 AND unsigned (vcount) < 313 AND
42
       unsigned(vcount)>279 AND unsigned(hcount)<315 then — 33x33 square = 1089
                    if unsigned (hcount) > 201 AND unsigned (vcount) < 300 AND unsigned
43
       (vcount) > 199 AND unsigned (hcount) < 302 then -100 \times 100 square = 10000
       pixels
                        R \le pixel(7 downto 5) \& "00";
44
                        G \le pixel(4 \text{ downto } 2) \& "000";
45
                        B \le pixel(1 \text{ downto } 0) \& "000";
46
```

```
else
                           R \le "00000":
48
                           G \le "000000";
49
                           B \le "00000";
                      end if;
             else
                 R \ll (others \Rightarrow '0');
                 B \ll (others \Rightarrow '0');
                 G \ll (others \Rightarrow '0');
56
             end if;
                  --signal assignment
                  addr <= countin;
58
             end if;
59
60
        end process;
61
62 end Behavioral;
```

$image_top.vhd$

```
1 entity new_pix_buff is
      Port (addr: in STDLOGIC-VECTOR (13 downto 0) := (others => '0');
                            : in STD_LOGIC; —all signals from the button
              butt1
                            : in STD_LOGIC; -- all signals from the button
              butt2
                            : in STD_LOGIC; —all signals from the button
              butt3
                            : in STD_LOGIC; —all signals from the button
              butt4
              pex : out std_logic_vector(7 downto 0);
              {\tt clk} \quad : \ \ {\tt in} \quad {\tt std\_logic} \ ;
              en : in std_logic;
9
              holden : in std_logic;
              sw0, sw1, sw2, sw3 : in std_logic);
12 end new_pix_buff;
14 architecture Behavioral of new_pix_buff is
15 -- type image is array (0 to 1088) of std_logic_vector (7 downto 0); -- made for
       33x33 square
16 type image is array (0 to 9999) of std_logic_vector(7 downto 0); --made for
      100x100 square
17 signal thisboi : image := (others => "111111111"); --1024 bois of 8 bits
18 signal incount : std_logic_vector(3 downto 0) := (others => '1');
19 signal step : std_logic_vector(3 downto 0) := (others => '0');
_{20} --signal cursor : integer range 0 to 824 ; --1088
_{21} —signal cursorint : integer range 0 to 824; —-1088
22 signal cursor: integer range 0 to 8500; -- 1088
23 signal cursorint : integer range 0 to 8500; -- 1088
24 signal buttons: std_logic_vector(3 downto 0) := (others => '0');
25 signal color: std_logic_vector(7 downto 0) := (others => '0');
26 signal blinkcnt : std_logic_vector(11 downto 0) := (others => '0');
27 signal blinkflg : std_logic := '0';
28 signal bigboi : std_logic_vector(1 downto 0);
29 signal biggerboi : std_logic_vector(3 downto 0);
_{\rm 30} signal bigflag , cursorrst , biggerflag : std_logic := '0';
31 signal colors : std_logic_vector(7 downto 0) := (others=>'0');
32 signal counter: std_logic_vector(21 downto 0) := (others =>'0');
33 begin
_{34} --max address is 100*100=10000=10011100010000=14 bits
35 process(clk, buttons, en) begin
36 if rising_edge(clk) AND en='1' then
37 pex <= thisboi(to_integer(unsigned(addr)));</pre>
38
      if bigflag = '1' then --NEW REGULAR SIZE SURROUNDING PIXELS
```

```
case bigboi is -- fill in sourrounding pixels one at a time
40
                   when "01"
41
                       => thisboi(cursorint+100) <= colors; --down
42
                          bigboi <= "10";
43
44
                   when "10"
                       =>thisboi(cursorint -100) <= colors; --up
46
                       bigboi <= "11";
47
48
                   when "11"
49
                       => thisboi(cursorint+1) <= colors; --right
50
                       bigflag \ll '0';
51
                   when "00"
53
                       ⇒ thisboi(cursorint-1) <= colors; —left
54
                        bigboi <= "01";
55
                   when others
56
57
                       \Rightarrow bigflag \Leftarrow '0';
                   end case;
58
59
       {\tt elsif \ biggerflag = '1' \ then --- THICC \ SURROUNDING \ PIXELS}
60
              case biggerboi is — fill in outtermost pixels
61
62
                   when "0000"
                       => thisboi(cursorint+200) <= colors; --down
63
                      biggerboi <= "0101";
65
                   when "0101"
66
                       =>thisboi(cursorint -200) <= colors; --up
67
                      biggerboi <= "0110";
68
69
                   when "0110"
70
                       => thisboi(cursorint+2) <= colors; -- right
71
72
                       biggerboi <= "0111";
73
                   when "0111"
74
                       ⇒ thisboi(cursorint -2) <= colors; —left
75
76
                       biggerboi <= "1000";
77
                   when "1000"
78
                       => thisboi(cursorint-99) <= colors; --left
79
                       biggerboi <= "1001";
80
81
                   when "1001"
82
                       ⇒ thisboi(cursorint -101) <= colors; --right
83
                       biggerboi <= "1010";
84
85
                   when "1010"
                       => thisboi(cursorint+99) <= colors; --left
87
88
                       biggerboi <= "1100";
89
                   when "1100"
90
                       => thisboi(cursorint+101) <= colors; --left
91
                       biggerflag <= '0';
92
93
                   when others
94
95
                       => biggerflag <= '0';
                   end case;
96
97
98
       else
            - Restore pixels to normal if mid-blink
99
```

```
if buttons /= (butt1 & butt2 & butt3 & butt4) AND cursorrst='1' then
         -fix cursor blinkning inversion
                    thisboi(cursor) <= sw2&sw2&sw1&sw1&sw1&sw0&sw0; —regular
        color again
                     colors \le sw2\&sw2\&sw1\&sw1\&sw1\&sw0\&sw0;
                     cursorrst <= '0';
                     bigflag <= '1'; — fill in next circle
104
                     bigboi \ll (others \implies '0');
                     if sw3 = '1'then --GO TO THICKEST BOI, fill in outtermost
106
       circle
                         biggerflag <= '1';
                         biggerboi <= (others => '0');
108
          - Plot new pixels -> do for new button presses and held button presses
        (meat n potatoes)
            elsif (buttons /= (butt1 & butt2 & butt3 & butt4) AND cursorrst='0')
       OR ((buttons = (butt1 & butt2 & butt3 & butt4)) AND buttons/="0000" AND
       holden='1') then —NEW BUTTON PRESS!!! RREADY TO MOVE!!!! This is
       actually the main chunk
                colors <= sw2&sw2&sw2&sw1&sw1&sw0&sw0; --get current color
                buttons <= butt1 & butt2 & butt3 & butt4; -- make button bus
114
                    case buttons is --move cursor according to button presses, on
        press onl
                        when "0000"
                            =>
                         when "1000"
118
                            \Rightarrow cursorint <= cursor +100; --down
119
120
                        when "0100"
121
                            \Rightarrow cursorint \leq cursor -100; —up
123
                        when "0010"
124
                            => cursorint <= cursor+1; --right
125
126
                        when "0001"
127
128
                            \Rightarrow cursorint \leftarrow cursor -1; -- left
                        when others
130
                            => cursorint <= cursorint;
131
                    end case;
                 cursor <= cursorint; -- need buffer to get the cursor right
                                                 --put color on that pixel
                 thisboi(cursor) <= colors;
135
                 bigflag <= '1'; --go to thickER pexs
136
                 bigboi <= (others => '0'); --reset state machine
137
                 if sw3 = '1'then ---GO TO THICKEST BOI
139
140
                        biggerflag <= '1';
                       biggerboi <= (others => '0'); --reset state machine
141
                 end if;
142
143
            -If idling, blink cursor:
144
145
            elsif buttons ="0000" then
                   146
       INVERT
                      \label{eq:cursorint} t\,\text{hisboi}\,(\,\text{cursorint}\,)\,<=\, \text{\hbox{NOT}}(\,\text{sw2\&sw2\&sw1\&sw1\&sw1\&sw1\&sw0\&sw0}\,)\,;
147
         --invert colors
                      colors <= NOT(sw2&sw2&sw2&sw1&sw1&sw1&sw0&sw0); --store
148
       inversion for filling in other pixels
```

```
cursorrst <= \ '1'; \ -\!\!\!-\!\!\!\!- set \ inverted \ flag
149
                        \tt bigflag <= '1'; -- get the inner ring of pixels
                        bigboi <= (others => '0'); --reset state machine
                        if sw3 = '1'then —GO TO THICKEST BOI
                            biggerflag <= '1'; -get the outter ring of pixels
                            biggerboi <= (others => '0'); --reset state machine
                        end if:
                     elsif counter="011111111111111111111" then --blink to
156
        regular color
                        thisboi(cursorint) <= sw2&sw2&sw1&sw1&sw1&sw0&sw0;
                        colors\!<\!\!=\!\!sw2\&sw2\&sw1\&sw1\&sw1\&sw0\&sw0\,;
                        cursorrst <= '0'; -- not inverted flag</pre>
                        bigflag <= '1';
                        \label{eq:bigboi} \mbox{bigboi} <= (\mbox{others} \implies \mbox{`0'});
161
                        if sw3 = '1'then --GO TO THICKEST BOI
162
                            \texttt{biggerflag} \iff \texttt{`1'};
163
                            biggerboi \ll (others \Rightarrow '0');
164
                        end if;
                     end if;
166
167
                     counter <= std_logic_vector(unsigned(counter)+1); -- blinking</pre>
        counter
             end if; -- end getting new pixels/maintaing those pixels
        end if; -- end filling in pixels/getting new pixels
170
171 end if; -- end if clock and clock enable
172 end process;
173
174 end Behavioral;
```

ZYBO_Master.xdc

```
_{\mbox{\scriptsize 1}} ## This file is a general .xdc for the ZYBO Rev B board
2 ## To use it in a project:
3 ## - uncomment the lines corresponding to used pins
4 ## - rename the used signals according to the project
7 ##Clock signal
}]; #IO_L11P_T1_SRCC_35 Sch=sysclk
  create_clock -add -name sys_clk_pin -period 8.00 -waveform {0 4} [get_ports {
      clk }];
12 ##Switches
13 set_property -dict { PACKAGE_PIN G15
                                      IOSTANDARD LVCMOS33 } [get_ports { sw0
       14 set_property -dict { PACKAGE_PIN P15
                                      IOSTANDARD LVCMOS33 } [get_ports { sw1
       }]; #IO_L24P_T3_34 Sch=SW1
15 set_property -dict { PACKAGE_PIN W13
                                      IOSTANDARD LVCMOS33 } [get_ports { sw2
      }]; #IO_L4N_T0_34 Sch=SW2
                                      IOSTANDARD LVCMOS33 } [get_ports { sw3
16 set_property -dict { PACKAGE_PIN T16
       }]; #IO_L9P_T1_DQS_34 Sch=SW3
19 ##Buttons
20 set_property -dict { PACKAGE_PIN R18
                                      IOSTANDARD LVCMOS33 } [get_ports {
     btn1 }]; \#IO_L20N_T3_34 Sch=BTN0
21 set_property -dict { PACKAGE_PIN P16
                                      IOSTANDARD LVCMOS33 } [get_ports {
      btn2 }]; #IO_L24N_T3_34 Sch=BTN1
```

```
22 set_property -dict { PACKAGE_PIN V16
                                          IOSTANDARD LVCMOS33 } [get_ports {
      btn3 }]; \#IO_L18P_T2_34 Sch=BTN2
  set_property -dict { PACKAGE_PIN Y16
                                          IOSTANDARD LVCMOS33 } [get_ports {
      btn4 }]; #IO_L7P_T1_34 Sch=BTN3
24
26 ##LEDs
27 #set_property -dict { PACKAGE_PIN M14
                                           IOSTANDARD LVCMOS33 } [get_ports {
      led[0] }]; \#IO_L23P_T3_35 Sch=LED0
                                           IOSTANDARD LVCMOS33 } [get_ports {
28 #set_property -dict { PACKAGE_PIN M15
      led[1] }]; #IO_L23N_T3_35 Sch=LED1
29 #set_property -dict { PACKAGE_PIN G14
                                           IOSTANDARD LVCMOS33 } [get_ports {
      led[2]  }]; \#IO_0_35=Sch=LED2
30 #set_property -dict { PACKAGE_PIN D18
                                           IOSTANDARD LVCMOS33 } [get_ports {
      led[3] }]; #IO_L3N_T0_DQS_AD1N_35 Sch=LED3
33 ##I2S Audio Codec
34 #set_property -dict { PACKAGE_PIN K18
                                          IOSTANDARD LVCMOS33 } [get_ports
      ac_bclk]; #IO_L12N_T1_MRCC_35 Sch=AC_BCLK
_{35} \# set\_property -dict { PACKAGE_PIN T19
                                           IOSTANDARD LVCMOS33 } [get_ports
      ac_mclk]; #IO_25_34 Sch=AC_MCLK
                                           IOSTANDARD LVCMOS33 } [get_ports
36 #set_property -dict { PACKAGE_PIN P18
      ac_muten]; \#IO\_L23N\_T3\_34 Sch=AC_MUTEN
                                           IOSTANDARD LVCMOS33 } [get_ports
37 #set_property -dict { PACKAGE_PIN M17
      ac\_pbdat]; #IO\_L8P\_T1\_AD10P\_35 Sch=AC\_PBDAT
38 #set_property -dict { PACKAGE_PIN L17
                                           IOSTANDARD LVCMOS33 } [get_ports
      ac_pblrc]; #IO_L11N_T1_SRCC_35 Sch=AC_PBLRC
39 #set_property -dict { PACKAGE_PIN K17
                                          IOSTANDARD LVCMOS33 } [get_ports
      ac_recdat]; #IO_L12P_T1_MRCC_35 Sch=AC_RECDAT
40 #set_property -dict { PACKAGE_PIN M18
                                          IOSTANDARD LVCMOS33 } [get_ports
      ac_reclrc]; #IO_L8N_T1_AD10N_35 Sch=AC_RECLRC
41
42
43 ##Audio Codec/external EEPROM IIC bus
44 #set_property -dict { PACKAGE.PIN N18
                                           IOSTANDARD LVCMOS33 } [get_ports
      ac_scl]; #IO_L13P_T2_MRCC_34 Sch=AC_SCL
45 #set_property -dict { PACKAGE_PIN N17
                                           IOSTANDARD LVCMOS33 } [get_ports
      ac_sda]; \#IO_L23P_T3_34 Sch=AC_SDA
48 ##Additional Ethernet signals
49 #set_property -dict { PACKAGE_PIN F16
                                           IOSTANDARD LVCMOS33 } [get_ports
      eth_int_b]; #IO_L6P_T0_35 Sch=ETH_INT_B
50 #set_property -dict { PACKAGE_PIN E17
                                           IOSTANDARD LVCMOS33 } [get_ports
      eth_rst_b]; #IO_L3P_T0_DQS_AD1P_35 Sch=ETH_RST_B
53 ##HDMI Signals
54 #set_property -dict { PACKAGE_PIN H17
                                          IOSTANDARD TMDS_33 } [get_ports
      \verb|hdmi_clk_n|; \#IO_L13N_T2\_MRCC\_35 Sch=HDMI\_CLK\_N|
55 #set_property -dict { PACKAGE_PIN H16
                                          IOSTANDARD TMDS_33 } [get_ports
      \verb|hdmi_clk_p|; \#IO\_L13P\_T2\_MRCC\_35 Sch=HDMI\_CLK\_P|
                                           IOSTANDARD TMDS_33 } [get_ports {
56 #set_property -dict { PACKAGE_PIN D20
      57 #set_property -dict { PACKAGE_PIN D19
                                           IOSTANDARD TMDS_33 } [get_ports {
      hdmi_d_p[0] }]; #IO_L4P_T0_35 Sch=HDMI_D0_P
                                          IOSTANDARD TMDS_33 } [get_ports {
58 #set_property -dict { PACKAGE_PIN B20
      hdmi_d_n[1] }]; #IO_L1N_T0_AD0N_35 Sch=HDMI_D1_N
59 #set_property -dict { PACKAGE_PIN C20
                                         IOSTANDARD TMDS_33 } [get_ports {
```

```
hdmi_d_p[1] }]; #IO_L1P_T0_AD0P_35 Sch=HDMI_D1_P
                                              IOSTANDARD TMDS_33 } [get_ports {
60 #set_property -dict { PACKAGE.PIN A20
       \label{eq:local_hdmi_d_n_signal} $$ hdmi_d_n[2] $$ ]; $$ \#IO_L2N_T0_AD8N_35 $$ Sch=HDMI_D2_N $$
                                               IOSTANDARD TMDS_33 } [get_ports {
61 #set_property -dict { PACKAGE_PIN B19
       \label{eq:hdmi_dp} \begin{array}{ll} \texttt{hdmi_d_p[2]} & \texttt{} \end{bmatrix}; \ \# \texttt{IO_L2P\_T0\_AD8P\_35} \ \ \text{Sch=HDMI\_D2\_P} \\ \end{array}
62 #set_property -dict { PACKAGE.PIN E19
                                               IOSTANDARD LVCMOS33 } [get_ports
       hdmi_cec]; #IO_L5N_T0_AD9N_35 Sch=HDMI_CEC
63 #set_property -dict { PACKAGE_PIN E18
                                               IOSTANDARD LVCMOS33 } [get_ports
      \verb|hdmi_hpd||; \#IO_L5P_T0_AD9P_35 Sch=HDMI_HPD|
64 #set_property -dict { PACKAGE_PIN F17
                                               IOSTANDARD LVCMOS33 } [get_ports
       hdmi_out_en]; #IO_L6N_T0_VREF_35 Sch=HDMLOUT_EN
65 #set_property -dict { PACKAGE_PIN G17
                                               IOSTANDARD LVCMOS33 } [get_ports
       hdmi_scl]; #IO_L16P_T2_35 Sch=HDMI_SCL
66 #set_property -dict { PACKAGE_PIN G18
                                               IOSTANDARD LVCMOS33 } [get_ports
       hdmi_sda]; #IO_L16N_T2_35 Sch=HDMLSDA
69 ##Pmod Header JA (XADC)
70 #set_property -dict { PACKAGE_PIN N15
                                              IOSTANDARD LVCMOS33 } [get_ports {
      \label{eq:conditional_condition} \verb|ja_p[0]| \ \ \  \}]; \ \  \#IO\_L21P\_T3\_DQS\_AD14P\_35 \ \  Sch=JA1\_R\_p
71 #set_property -dict { PACKAGE_PIN L14
                                             IOSTANDARD LVCMOS33 } [get_ports {
      ja_{-}p\ [1]\quad \}\ ]\ ;\ \ \#IO_L22P_-T3_-AD7P_-35\ Sch=JA2_-R_-P
72 #set_property -dict { PACKAGE_PIN K16
                                               IOSTANDARD LVCMOS33 } [get_ports {
      ja_p[2] }]; #IO_L24P_T3_AD15P_35 Sch=JA3_R_P
73 #set_property -dict { PACKAGE_PIN K14
                                               IOSTANDARD LVCMOS33 } [get_ports {
       ja_p[3] }]; #IO_L20P_T3_AD6P_35 Sch=JA4_R_P
74 #set_property -dict { PACKAGE_PIN N16
                                               IOSTANDARD LVCMOS33 } [get_ports {
       ja_n [0] }]; #IO_L21N_T3_DQS_AD14N_35 Sch=JA1_R_N
                                              IOSTANDARD LVCMOS33 } [get_ports {
75 #set_property -dict { PACKAGE_PIN L15
       ja_n [1] }]; #IO_L22N_T3_AD7N_35 Sch=JA2_R_N
                                              IOSTANDARD LVCMOS33 } [get_ports {
76 #set_property -dict { PACKAGE.PIN J16
       ja_n[2] }]; #IO_L24N_T3_AD15N_35 Sch=JA3_R_N
77 #set_property -dict { PACKAGE_PIN J14
                                              IOSTANDARD LVCMOS33 } [get_ports {
      ja_n[3] }]; \#IO_L20N_T3_AD6N_35 Sch=JA4_R_N
80 ##Pmod Header JB
                                               IOSTANDARD LVCMOS33 } [get_ports {
81 #set_property -dict { PACKAGE_PIN T20
      jb_p[0] }]; #IO_L15P_T2_DQS_34 Sch=JB1_p
32 #set_property -dict { PACKAGE_PIN U20
                                               IOSTANDARD LVCMOS33 } [get_ports {
      jb_n [0] }]; #IO_L15N_T2_DQS_34 Sch=JB1_N
83 #set_property -dict { PACKAGE_PIN V20
                                               IOSTANDARD LVCMOS33 } [get_ports {
      jb_{-P}[1] \quad \}]; \quad \#IO_L16P_LT2_34 \quad Sch=JB2_P
84 #set_property -dict { PACKAGE_PIN W20
                                               IOSTANDARD LVCMOS33 } [get_ports {
      jb_n[1]}; \#IO_L16N_T2_34 Sch=JB2_N
                                               IOSTANDARD LVCMOS33 } [get_ports {
85 #set_property -dict { PACKAGE_PIN Y18
      jb_p[2] }]; #IO_L17P_T2_34 Sch=JB3_P
86 #set_property -dict { PACKAGE_PIN Y19
                                              IOSTANDARD LVCMOS33 } [get_ports {
      jb_n [2] }]; #IO_L17N_T2_34 Sch=JB3_N
87 #set_property -dict { PACKAGE_PIN W18
                                              IOSTANDARD LVCMOS33 } [get_ports {
      jb_{-}p\;[\,3\,]\quad \, \}\,]\,;\;\;\#IO_{-}L22P_{-}T3_{-}34\;\;Sch=JB4_{-}P
88 #set_property -dict { PACKAGE_PIN W19
                                              IOSTANDARD LVCMOS33 } [get_ports {
      jb_n[3] }]; #IO_L22N_T3_34 Sch=JB4_N
91 ##Pmod Header JC
92 #set_property -dict { PACKAGE.PIN V15
                                              IOSTANDARD LVCMOS33 } [get_ports {
      jc_p[0] }]; \#IO_L10P_T1_34 Sch=JC1_P
93 #set_property -dict { PACKAGE_PIN W15 | IOSTANDARD LVCMOS33 } [get_ports {
       jc_n[0] }]; #IO_L10N_T1_34 Sch=JC1_N
```

```
94 #set_property -dict { PACKAGE_PIN T11
                                                                                                                                               IOSTANDARD LVCMOS33 } [get_ports {
                       \label{eq:cp_loss}  \mbox{jc-p[1] } \mbox{} 
  95 #set_property -dict { PACKAGE_PIN T10
                                                                                                                                               IOSTANDARD LVCMOS33 } [get_ports {
                       \label{eq:cn_loss}  \mbox{jc_n[1] } \mbox{} 
  IOSTANDARD LVCMOS33 } [get_ports {
  97 #set_property -dict { PACKAGE_PIN Y14
                                                                                                                                               IOSTANDARD LVCMOS33 } [get_ports {
                        jc_n[2] }]; #IO_L8N_T1_34 Sch=JC3_N
         #set_property -dict { PACKAGE_PIN T12
                                                                                                                                               {\tt IOSTANDARD\ LVCMOS33\ }\ [\,{\tt get\_ports}\ \{
                       \label{eq:cp_def}  \mbox{jc-p[3] } \mbox{} \
  99 #set_property -dict { PACKAGE_PIN U12
                                                                                                                                               IOSTANDARD LVCMOS33 } [get_ports {
                        jc_n[3] }]; #IO_L2N_T0_34 Sch=JC4_N
102 ##Pmod Header JD
          #set_property -dict { PACKAGE.PIN T14
                                                                                                                                               IOSTANDARD LVCMOS33 } [get_ports {
                       jd_p[0] }]; #IO_L5P_T0_34 Sch=JD1_P
_{104} \#set\_property -dict { PACKAGE_PIN T15
                                                                                                                                               IOSTANDARD LVCMOS33 } [get_ports {
                       jd_n[0] }]; #IO_L5N_T0_34 Sch=JD1_N
         #set_property -
                                                          -dict { PACKAGE_PIN P14
                                                                                                                                               IOSTANDARD LVCMOS33 } [get_ports {
                       \label{eq:charge_problem}  \mbox{jd_p[1] } \mbox{ } \mbox{]; } \mbox{\#IO_L6P_T0_34 Sch=JD2_P} 
#set_property -dict { PACKAGE_PIN R14
                                                                                                                                               IOSTANDARD LVCMOS33 } [get_ports {
                       jd_n [1] }]; #IO_L6N_T0_VREF_34 Sch=JD2_N
107 #set_property -dict { PACKAGE_PIN U14
                                                                                                                                               IOSTANDARD LVCMOS33 } [get_ports {
                       jd_p[2] }]; #IO_L11P_T1_SRCC_34 Sch=JD3_P
108 #set_property -dict { PACKAGE_PIN U15
                                                                                                                                               IOSTANDARD LVCMOS33 } [get_ports {
                       jd_n[2] }]; #IO_L11N_T1_SRCC_34 Sch=JD3_N
_{\rm 109} \# {\tt set\_property} - {\tt dict} { PACKAGE_PIN V17
                                                                                                                                               IOSTANDARD LVCMOS33 } [get_ports {
                       \label{eq:conditional_condition} jd_p[3] \ \ \}]; \ \ \#IO_L21P_T3_DQS_34 \ \ Sch=JD4_P
         #set_property -dict { PACKAGE_PIN V18
                                                                                                                                               IOSTANDARD LVCMOS33 } [get_ports {
                       jd_n[3] }]; #IO_L21N_T3_DQS_34 Sch=JD4_N
113 ##Pmod Header JE
_{\mbox{\scriptsize 114}} \#\mbox{\scriptsize set\_property} -\mbox{\scriptsize dict} { PACKAGE.PIN V12
                                                                                                                                               IOSTANDARD LVCMOS33 } [get_ports { je
                        [0] }]; #IO_L4P_T0_34 Sch=JE1
#set_property -dict { PACKAGE_PIN W16
                                                                                                                                               IOSTANDARD LVCMOS33 } [get_ports { je
                        [1] }]; #IO_L18N_T2_34 Sch=JE2
#set_property -dict { PACKAGE_PIN J15
                                                                                                                                               IOSTANDARD LVCMOS33 } [get_ports { je
                        [2] }]; #IO_25_35 Sch=JE3
#set_property -dict { PACKAGE.PIN H15
                                                                                                                                                IOSTANDARD LVCMOS33 } [get_ports { je
                        [3] }]; #IO_L19P_T3_35 Sch=JE4
#set_property -dict { PACKAGE.PIN V13 [4] }]; #IO_L3N_T0_DQS_34 Sch=JE7
                                                                                                                                               IOSTANDARD LVCMOS33 } [get_ports { je
#set_property -dict { PACKAGE_PIN U17
                                                                                                                                               IOSTANDARD LVCMOS33 } [get_ports { je
                        [5] }]; #IO_L9N_T1_DQS_34 Sch=JE8
120 #set_property -dict { PACKAGE_PIN T17
                                                                                                                                               IOSTANDARD LVCMOS33 } [get_ports { je
[6] }]; #IO_L20P_T3_34 Sch=JE9
121 #set_property -dict { PACKAGE_PIN Y17
                                                                                                                                               IOSTANDARD LVCMOS33 } [get_ports { je
                        [7] }]; #IO_L7N_T1_34 Sch=JE10
124 ##USB-OTG overcurrent detect pin
125 #set_property -dict { PACKAGE_PIN U13
                                                                                                                                               IOSTANDARD LVCMOS33 } [get_ports
                        otg_oc]; #IO_L3P_T0_DQS_PUDC_B_34 Sch=OTG_OC
126
128 ##VGA Connector
vga_r[0] }]; #IO_L7P_T1_AD2P_35 Sch=VGA_R1
```

```
130 set_property -dict { PACKAGE_PIN L20
                                              IOSTANDARD LVCMOS33 } [get_ports {
        vga_r[1] }]; #IO_L9N_T1_DQS_AD3N_35 Sch=VGA_R2
131 set_property -dict { PACKAGE_PIN J20
                                              IOSTANDARD LVCMOS33 } [get_ports {
        \label{eq:condition} v\,g\,a_{-r}\,\left[\,2\,\right] \quad \, \}\,\left]\,; \quad \# \text{IO\_L17P\_T2\_AD5P\_35} \quad \text{Sch=VGA\_R3}
set_property -dict { PACKAGE_PIN G20 IOSTANDARI vga_r[3] }]; #IO_L18N_T2_AD13N_35 Sch=VGA_R4
                                              IOSTANDARD LVCMOS33 } [get_ports {
133 set_property -dict { PACKAGE.PIN F19
                                              IOSTANDARD LVCMOS33 } [get_ports {
        vga_r[4] }]; #IO_L15P_T2_DQS_AD12P_35 Sch=VGA_R5
_{\rm 134} set_property -{\rm dict} { PACKAGE_PIN H18
                                              IOSTANDARD LVCMOS33 } [get_ports {
        vga_g[0] }]; #IO_L14N_T2_AD4N_SRCC_35 Sch=VGA_G0
   set_property -dict { PACKAGE_PIN N20
                                              IOSTANDARD LVCMOS33 } [get_ports {
        vga_g[1] }]; #IO_L14P_T2_SRCC_34 Sch=VGA_G1
136 set_property -dict { PACKAGE_PIN L19
                                              IOSTANDARD LVCMOS33 } [get_ports {
        vga_g[2] }]; #IO_L9P_T1_DQS_AD3P_35 Sch=VGA_G2
137 set_property -dict { PACKAGE_PIN J19
                                              IOSTANDARD LVCMOS33 } [get_ports {
        vga_g[3] }]; #IO_L10N_T1_AD11N_35
                                             Sch=VGA_G3
138 set_property -dict { PACKAGE_PIN H20
                                              IOSTANDARD LVCMOS33 } [get_ports {
        vga_g[4] }]; #IO_L17N_T2_AD5N_35 Sch=VGA_G4
                                              IOSTANDARD LVCMOS33 } [get_ports {
139 set_property -dict { PACKAGE.PIN F20
        vga_g[5] }]; #IO_L15N_T2_DQS_AD12N_35 Sch=VGA=G5
140 set_property -dict { PACKAGE_PIN P20
                                              IOSTANDARD LVCMOS33 } [get_ports {
        vga_b[0] }]; #IO_L14N_T2_SRCC_34 Sch=VGA_B1
_{141} set_property -dict { PACKAGE_PIN M20
                                              IOSTANDARD LVCMOS33 } [get_ports {
       vga\_b [1] \ \}]; \ \#IO\_L7N\_T1\_AD2N\_35 \ Sch=VGA\_B2
142 set_property -dict { PACKAGE_PIN K19
                                              IOSTANDARD LVCMOS33 } [get_ports {
        vga_b[2] }]; #IO_L10P_T1_AD11P_35 Sch=VGA_B3
143 set_property -dict { PACKAGE_PIN J18
                                              IOSTANDARD LVCMOS33 } [get_ports {
        vga_b[3] }]; #IO_L14P_T2_AD4P_SRCC_35 Sch=VGA_B4
144 set_property -dict { PACKAGE_PIN G19
                                              IOSTANDARD LVCMOS33 } [get_ports {
        vga_b[4] }]; #IO_L18P_T2_AD13P_35
                                             Sch=VGA_B5
145 set_property -dict { PACKAGE_PIN P19
                                              IOSTANDARD LVCMOS33 } [get_ports
        vga_hs]; #IO_L13N_T2_MRCC_34 Sch=VGA_HS
_{\rm 146} set_property -{\rm dict} { PACKAGE_PIN R19}
                                              IOSTANDARD LVCMOS33 } [get_ports
        vga_vs]; #IO_0_34 Sch=VGA_VS
```