

Embedded Lab 4

Shannon L. Sabino

November 1, 2017

Contents

Introduction	2
Part: Controls	2
Part II: Pixel Pusher	2
RTL Schematic	3
Discussion	3
Appendix	5
Part 1	5
vga_ctrl.vhd	5
ctrl_tb.vhd	6
Simulation	7
Part 2	7
pixel_pusher.vhd	7
image_top.vhd	8
Synthesis Schematic	10
Implementation	11
Power and Utilization	11
Constraint File	11

Introduction

Now that Lab 3 has left students primed and ready to create more interfacing systems, we are ready to take the leap into the 1990s and use simple a Video Graphics Array (VGA). VGA is a standard so reliable that I, a luddite who will use my one phone until it causes me physical pain to call someone, rely upon it heavily in my personal life. VGA traditionally used cathode ray tubes (CRT), which fire a focused beam of electrons at a screen while utilizing physics magic to bend the electron beam around the screen. If we use multiple of these path-bending electron beams in different wavelengths (colors) together, we can rapidly scan an entire color image on screen.

Although for most monitors, the *how* of image display has moved away from actual cathode ray tubes, the VGA protocol can still be implemented on any monitor that understands it. We still act as if we are transmitting instructions to a scanning CRT - for example, we take into account the “down times” when the beam would need to sweep back to the other side of the screen without adding to the image.

One thing that we need to prepare for this lab to test our VGA protocol is a sample image to send to the screen. Our excellent TA provided us with a MATLAB script that down samples a 480×480 jpeg image into a file format that Xilinx Vivado can understand. This file format contains the bit information necessary to display the image on a screen via VGA. Vivado takes this file and stores this bits on a ROM on the FPGA for use as we please.

Part: Controls

We begin by writing the “controls” of for the VGA. This consists of nailing down all of the timing. As I alluded to earlier, we treat our VGA as if it is controlling an electron beam that needs time to reset back to the start, like a typewriter. Therefore, we have one counter for the *total* amount of time that a beam would take to complete a horizontal sweep, as well as a counter for vertical sweep completion. However, we only want to output to the screen for certain amount of this time. Therefore, when our two counters are in the “rectangle” that would represent the screen, we use a **vid** signal, which, when high, lets our VGA know it's okay to write to the screen. We additionally need to let our VGA know when our electron beam is resetting - the times when **vid** is low. When the beam is in the process of performing a horizontal newline, we set a signal **hs** to be low, and likewise we set a signal **vs** to be low during a vertical reset. Altogether, our controller will output the two counters, **hcount** and **vcount**, as well as the three earlier mentioned signals, **vid**, **hs**, and **vs**. This controller is driven only by the clock and a clock enable. The testbench and simulation used to test it is shown in the appendix.

Part II: Pixel Pusher

For the second part of this exciting lab, we take the image that I mentioned in the introduction as being stored on the FPGA's ROM, and the controller from above, and create a “pixel pusher” to be the final link in the chain that makes our image appear on the monitor. The pixel pusher uses the **vs** and **hcount** signals from above to find the right pixels by using them to drive an **addr** (address) counter. This counter runs through all of the pixels in

the picture ROM's component as they are needed. The picture component outputs **pixel**, which we can break into the three RGB values we need for the monitor. These three RGB values are what we ultimately end up sending to the monitor. The top level circuit is set up as shown below.

RTL Schematic




Figure 1: The top-level design.

Discussion

Once it worked, it worked great! I wish it didn't take so long to write the .coe files, I would have loved to have messed around with putting more pictures on the screen. It also must take a ton of memory to create animation. The picture that I put on the screen is below.




Figure 2: Image I displayed on the screen.

Appendix

Part 1

vga_ctrl.vhd

```
1
2 entity vga_ctrl is
3     Port ( clk : in STD_LOGIC := '0';
4           en : in STD_LOGIC := '0';
5           hcount : out STD_LOGIC_VECTOR (9 downto 0) := (others => '0');
6           vcount : out STD_LOGIC_VECTOR (9 downto 0) := (others => '0');
7           vid : out STD_LOGIC := '0';
8           hs : out STD_LOGIC := '0';
9           vs : out STD_LOGIC := '0');
10 end vga_ctrl;
11
12 architecture Behavioral of vga_ctrl is
13     signal newline : std_logic := '0'; -- self commenting
14     --internal connections
15     signal horin, vorin : STD_LOGIC_VECTOR (9 downto 0) := (others => '0'); --
16         hcount, vcount inside the component
17 begin
18
19     process(clk) begin
20         if rising_edge(clk) AND en='1' then
21             if unsigned(horin)=799 then -- end of row
22                 newline <= '1';
23                 horin <= (others => '0'); -- reset
24             else
25                 horin <= std_logic_vector(unsigned(horin)+1); --hcount
26             increment
27             end if;
28             if newline='1' then -- start new row
29                 if unsigned(vorin) = 525 then
30                     vorin <= (others => '0');
31                 else
32                     vorin <= std_logic_vector(unsigned(vorin)+1); --vcount
33                 increment
34                 end if;
35                 newline <= '0';
36             end if;
37             if unsigned(horin)<640 then -- better way to implement this
38                 fucking distaster?
39                 hs <= '1'; -- hcount on screen
40                 if unsigned(vorin)<480 then
41                     vid <= '1'; -- only time on the screen, output stuff
42                     vs <= '1'; --vcount on screen
43                 else
44                     vid <= '0';
45                     vs <= '0';
46                 end if;
47             else
48                 vid <= '0';
49                 hs <= '0';
50                 if unsigned(vorin)<480 then -- super fucking inelegant
51                     vs <= '1';
52                 else
53                     vs <= '0';
```

```

51         end if;
52     end if;
53
54         -- signal assignments
55         hcount <= horin;
56         vcount <= vorin;
57     end if;
58
59
60 end process;
61
62 end Behavioral;

```

ctrl.tb.vhd

```

1
2 entity ctrl_tb is
3 -- Port ( );
4 end ctrl_tb;
5
6 architecture Behavioral of ctrl_tb is
7 component vga_ctrl -- instantiate
8     Port ( clk : in STD_LOGIC := '0';
9           en : in STD_LOGIC := '0';
10          hcount : out STD_LOGIC_VECTOR (9 downto 0) := (others => '0');
11          vcount : out STD_LOGIC_VECTOR (9 downto 0) := (others => '0');
12          vid : out STD_LOGIC := '0';
13          hs : out STD_LOGIC := '0';
14          vs : out STD_LOGIC := '0');
15 end component;
16 --other signals
17 signal clk : std_logic := '0';
18 signal hcount, vcount : STD_LOGIC_VECTOR (9 downto 0) := (others => '0');
19 signal vid, hs, vs : std_logic := '0';
20 begin
21
22     dut: vga_ctrl port map( -- I guess this is technically the instantiation
23         clk => clk,
24         en => clk,
25         hcount => hcount,
26         vcount => vcount,
27         vid => vid,
28         hs => hs,
29         vs => vs);
30
31     process begin
32         clk <= '0';
33         wait for 500 ps;
34         clk <= '1';
35         wait for 500 ps;
36     end process;
37
38 end Behavioral;

```

Simulation




Figure 3: Testbench simulation of the VGA controller.

Part 2

pixel_pusher.vhd

```

1
2 entity pixel_pusher is
3     Port ( clk : in STD_LOGIC;
4           en : in STD_LOGIC;
5           VS : in STD_LOGIC;
6           pixel : in STD_LOGIC_VECTOR (7 downto 0);
7           hcount : in STD_LOGIC_VECTOR (9 downto 0);
8           vid : in STD_LOGIC;
9           R : out STD_LOGIC_VECTOR (4 downto 0) := (others => '0');
10          B : out STD_LOGIC_VECTOR (4 downto 0) := (others => '0');
11          G : out STD_LOGIC_VECTOR (5 downto 0) := (others => '0');
12          addr : out STD_LOGIC_VECTOR (17 downto 0));
13 end pixel_pusher;
14
15 architecture Behavioral of pixel_pusher is
16     signal countin : std_logic_vector(17 downto 0) := (others => '0'); --
17     internal counter
18 begin
19     process(clk) begin
20         if rising_edge(clk) AND en='1' then
21             if VS='0' then
22                 --reset
23                 R <= (others => '0');
24                 B <= (others => '0');
25                 G <= (others => '0');
26                 countin <= (others => '0');
27             elsif vid='1' AND unsigned(hcount)<480 then

```

```

27         R <= pixel(7 downto 5) & "00";
28         G <= pixel(4 downto 2) & "000";
29         B <= pixel(1 downto 0) & "000";
30         countin <= std_logic_vector(unsigned(countin)+1);
31     else
32         R <= (others => '0');
33         B <= (others => '0');
34         G <= (others => '0');
35     end if;
36
37     --signal assignment
38     addr <= countin;
39 end if;
40
41 end process;
42 end Behavioral;

```

image_top.vhd

```

1
2 entity image_top is
3     Port ( clk : in STD_LOGIC;
4           vga_r : out STD_LOGIC_VECTOR (4 downto 0);
5           vga_g : out STD_LOGIC_VECTOR (5 downto 0);
6           vga_b : out STD_LOGIC_VECTOR (4 downto 0);
7           vga_hs : out STD_LOGIC;
8           vga_vs : out STD_LOGIC);
9 end image_top;
10
11 architecture Behavioral of image_top is
12 component picture
13     PORT (
14         clka : IN STD_LOGIC;
15         addra : IN STD_LOGIC_VECTOR(17 DOWNTO 0);
16         douta : OUT STD_LOGIC_VECTOR(7 DOWNTO 0)
17     );
18 END component;
19 component pixel_pusher
20     Port ( clk : in STD_LOGIC;
21           en : in STD_LOGIC;
22           VS : in STD_LOGIC;
23           pixel : in STD_LOGIC_VECTOR (7 downto 0);
24           hcount : in STD_LOGIC_VECTOR (9 downto 0);
25           vid : in STD_LOGIC;
26           R : out STD_LOGIC_VECTOR (4 downto 0) := (others => '0');
27           B : out STD_LOGIC_VECTOR (4 downto 0) := (others => '0');
28           G : out STD_LOGIC_VECTOR (5 downto 0) := (others => '0');
29           addr : out STD_LOGIC_VECTOR (17 downto 0));
30 end component;
31 component clk_div
32     Port ( realclk : in STD_LOGIC;
33           fakeclk : out STD_LOGIC
34     );
35 end component;
36 component vga_ctrl
37     Port ( clk : in STD_LOGIC := '0';
38           en : in STD_LOGIC := '0';
39           hcount : out STD_LOGIC_VECTOR (9 downto 0) := (others => '0');
40           vcount : out STD_LOGIC_VECTOR (9 downto 0) := (others => '0');
41           vid : out STD_LOGIC := '0';
42           hs : out STD_LOGIC := '0';

```



```

43         vs : out STD.LOGIC := '0');
44 end component;
45 -- signals
46 signal en, vid, hs, vs : std_logic := '0';
47 signal hcount, vcount : STD.LOGIC_VECTOR (9 downto 0) := (others => '0');
48 signal pixel : STD.LOGIC_VECTOR (7 downto 0) := (others => '0');
49 signal addr : STD.LOGIC_VECTOR (17 downto 0) := (others => '0');
50 begin
51
52     -- no fucking clue how to connect the image
53     smallclk : clk_div port map(
54         realclk => clk,
55         fakeclk => en);
56
57     ctrl : vga_ctrl port map(
58         clk => clk,
59         en => en,
60         hcount => hcount, -- pp
61         vcount => vcount,
62         vid => vid, -- pp
63         hs => hs,
64         vs => vs); -- pp
65     pp : pixel_pusher port map(
66         clk => clk,
67         en => en,
68         VS => vs, -- ctrl
69         pixel => pixel, -- pic ?
70         hcount => hcount, -- ctrl
71         vid => vid, -- ctrl
72         R => vga_r, -- top?
73         B => vga_b, -- top
74         G => vga_g, --top
75         addr => addr); -- pic ?
76
77     pic : picture port map(
78         clka => clk,
79         addra => addr, -- pp
80         douta => pixel); -- pp
81
82     vga_hs <= hs;
83     vga_vs <= vs;
84
85 end Behavioral;

```

Synthesis Schematic




Figure 4: Synthesis of image_top.vhd.

Implementation





Figure 5: Implementation of image_top.vhd.

Power and Utilization



Constraint File

```
1 ## This file is a general .xdc for the ZYBO Rev B board
```

```

2 ## To use it in a project:
3 ## - uncomment the lines corresponding to used pins
4 ## - rename the used signals according to the project
5
6
7 ##Clock signal
8 set_property -dict { PACKAGE_PIN L16   IOSTANDARD LVCMOS33 } [get_ports { clk
    }]; #IO_L11P_T1_SRCC_35 Sch=sysclk
9 create_clock -add -name sys_clk_pin -period 8.00 -waveform {0 4} [get_ports {
    clk }];
10
11
12 ##Switches
13 #set_property -dict { PACKAGE_PIN G15   IOSTANDARD LVCMOS33 } [get_ports { sw
    [0] }]; #IO_L19N_T3_VREF_35 Sch=SW0
14 #set_property -dict { PACKAGE_PIN P15   IOSTANDARD LVCMOS33 } [get_ports { sw
    [1] }]; #IO_L24P_T3_34 Sch=SW1
15 #set_property -dict { PACKAGE_PIN W13   IOSTANDARD LVCMOS33 } [get_ports { sw
    [2] }]; #IO_L4N_T0_34 Sch=SW2
16 #set_property -dict { PACKAGE_PIN T16   IOSTANDARD LVCMOS33 } [get_ports { sw
    [3] }]; #IO_L9P_T1_DQS_34 Sch=SW3
17
18
19 ##Buttons
20 #set_property -dict { PACKAGE_PIN R18   IOSTANDARD LVCMOS33 } [get_ports {
    btn[0] }]; #IO_L20N_T3_34 Sch=BTN0
21 #set_property -dict { PACKAGE_PIN P16   IOSTANDARD LVCMOS33 } [get_ports {
    btn[1] }]; #IO_L24N_T3_34 Sch=BTN1
22 #set_property -dict { PACKAGE_PIN V16   IOSTANDARD LVCMOS33 } [get_ports {
    btn[2] }]; #IO_L18P_T2_34 Sch=BTN2
23 #set_property -dict { PACKAGE_PIN Y16   IOSTANDARD LVCMOS33 } [get_ports {
    btn[3] }]; #IO_L7P_T1_34 Sch=BTN3
24
25
26 ##LEDs
27 #set_property -dict { PACKAGE_PIN M14   IOSTANDARD LVCMOS33 } [get_ports {
    led[0] }]; #IO_L23P_T3_35 Sch=LED0
28 #set_property -dict { PACKAGE_PIN M15   IOSTANDARD LVCMOS33 } [get_ports {
    led[1] }]; #IO_L23N_T3_35 Sch=LED1
29 #set_property -dict { PACKAGE_PIN G14   IOSTANDARD LVCMOS33 } [get_ports {
    led[2] }]; #IO_0_35=Sch=LED2
30 #set_property -dict { PACKAGE_PIN D18   IOSTANDARD LVCMOS33 } [get_ports {
    led[3] }]; #IO_L3N_T0_DQS_AD1N_35 Sch=LED3
31
32
33 ##I2S Audio Codec
34 #set_property -dict { PACKAGE_PIN K18   IOSTANDARD LVCMOS33 } [get_ports
    ac_bclk]; #IO_L12N_T1_MRCC_35 Sch=AC_BCLK
35 #set_property -dict { PACKAGE_PIN T19   IOSTANDARD LVCMOS33 } [get_ports
    ac_mclk]; #IO_25_34 Sch=AC_MCLK
36 #set_property -dict { PACKAGE_PIN P18   IOSTANDARD LVCMOS33 } [get_ports
    ac_muten]; #IO_L23N_T3_34 Sch=AC_MUTEN
37 #set_property -dict { PACKAGE_PIN M17   IOSTANDARD LVCMOS33 } [get_ports
    ac_pbdat]; #IO_L8P_T1_AD10P_35 Sch=AC_PBDAT
38 #set_property -dict { PACKAGE_PIN L17   IOSTANDARD LVCMOS33 } [get_ports
    ac_pblrc]; #IO_L11N_T1_SRCC_35 Sch=AC_PBLRC
39 #set_property -dict { PACKAGE_PIN K17   IOSTANDARD LVCMOS33 } [get_ports
    ac_recdat]; #IO_L12P_T1_MRCC_35 Sch=AC_REC_DAT
40 #set_property -dict { PACKAGE_PIN M18   IOSTANDARD LVCMOS33 } [get_ports
    ac_reclrc]; #IO_L8N_T1_AD10N_35 Sch=AC_RECLRC

```

```

41
42
43 ##Audio Codec/external EEPROM IIC bus
44 #set_property -dict { PACKAGE_PIN N18      IOSTANDARD LVCMOS33 } [get_ports
    ac_scl]; #IO_L13P_T2_MRCC_34 Sch=AC_SCL
45 #set_property -dict { PACKAGE_PIN N17      IOSTANDARD LVCMOS33 } [get_ports
    ac_sda]; #IO_L23P_T3_34 Sch=AC_SDA
46
47
48 ##Additional Ethernet signals
49 #set_property -dict { PACKAGE_PIN F16      IOSTANDARD LVCMOS33 } [get_ports
    eth_int_b]; #IO_L6P_T0_35 Sch=ETH_INT_B
50 #set_property -dict { PACKAGE_PIN E17      IOSTANDARD LVCMOS33 } [get_ports
    eth_rst_b]; #IO_L3P_T0_DQS_AD1P_35 Sch=ETH_RST_B
51
52
53 ##HDMI Signals
54 #set_property -dict { PACKAGE_PIN H17      IOSTANDARD TMDS_33 } [get_ports
    hdmi_clk_n]; #IO_L13N_T2_MRCC_35 Sch=HDMICLK_N
55 #set_property -dict { PACKAGE_PIN H16      IOSTANDARD TMDS_33 } [get_ports
    hdmi_clk_p]; #IO_L13P_T2_MRCC_35 Sch=HDMICLK_P
56 #set_property -dict { PACKAGE_PIN D20      IOSTANDARD TMDS_33 } [get_ports {
    hdmi_d_n[0] }]; #IO_L4N_T0_35 Sch=HDMID0_N
57 #set_property -dict { PACKAGE_PIN D19      IOSTANDARD TMDS_33 } [get_ports {
    hdmi_d_p[0] }]; #IO_L4P_T0_35 Sch=HDMID0_P
58 #set_property -dict { PACKAGE_PIN B20      IOSTANDARD TMDS_33 } [get_ports {
    hdmi_d_n[1] }]; #IO_L1N_T0_AD0N_35 Sch=HDMID1_N
59 #set_property -dict { PACKAGE_PIN C20      IOSTANDARD TMDS_33 } [get_ports {
    hdmi_d_p[1] }]; #IO_L1P_T0_AD0P_35 Sch=HDMID1_P
60 #set_property -dict { PACKAGE_PIN A20      IOSTANDARD TMDS_33 } [get_ports {
    hdmi_d_n[2] }]; #IO_L2N_T0_AD8N_35 Sch=HDMID2_N
61 #set_property -dict { PACKAGE_PIN B19      IOSTANDARD TMDS_33 } [get_ports {
    hdmi_d_p[2] }]; #IO_L2P_T0_AD8P_35 Sch=HDMID2_P
62 #set_property -dict { PACKAGE_PIN E19      IOSTANDARD LVCMOS33 } [get_ports
    hdmi_cec]; #IO_L5N_T0_AD9N_35 Sch=HDMICEC
63 #set_property -dict { PACKAGE_PIN E18      IOSTANDARD LVCMOS33 } [get_ports
    hdmi_hpd]; #IO_L5P_T0_AD9P_35 Sch=HDMILHPD
64 #set_property -dict { PACKAGE_PIN F17      IOSTANDARD LVCMOS33 } [get_ports
    hdmi_out_en]; #IO_L6N_T0_VREF_35 Sch=HDMIOUT_EN
65 #set_property -dict { PACKAGE_PIN G17      IOSTANDARD LVCMOS33 } [get_ports
    hdmi_scl]; #IO_L16P_T2_35 Sch=HDMISCL
66 #set_property -dict { PACKAGE_PIN G18      IOSTANDARD LVCMOS33 } [get_ports
    hdmi_sda]; #IO_L16N_T2_35 Sch=HDMISDA
67
68
69 ##Pmod Header JA (XADC)
70 #set_property -dict { PACKAGE_PIN N15      IOSTANDARD LVCMOS33 } [get_ports {
    ja_p[0] }]; #IO_L21P_T3_DQS_AD14P_35 Sch=JA1_R_P
71 #set_property -dict { PACKAGE_PIN L14      IOSTANDARD LVCMOS33 } [get_ports {
    ja_p[1] }]; #IO_L22P_T3_AD7P_35 Sch=JA2_R_P
72 #set_property -dict { PACKAGE_PIN K16      IOSTANDARD LVCMOS33 } [get_ports {
    ja_p[2] }]; #IO_L24P_T3_AD15P_35 Sch=JA3_R_P
73 #set_property -dict { PACKAGE_PIN K14      IOSTANDARD LVCMOS33 } [get_ports {
    ja_p[3] }]; #IO_L20P_T3_AD6P_35 Sch=JA4_R_P
74 #set_property -dict { PACKAGE_PIN N16      IOSTANDARD LVCMOS33 } [get_ports {
    ja_n[0] }]; #IO_L21N_T3_DQS_AD14N_35 Sch=JA1_R_N
75 #set_property -dict { PACKAGE_PIN L15      IOSTANDARD LVCMOS33 } [get_ports {
    ja_n[1] }]; #IO_L22N_T3_AD7N_35 Sch=JA2_R_N
76 #set_property -dict { PACKAGE_PIN J16      IOSTANDARD LVCMOS33 } [get_ports {
    ja_n[2] }]; #IO_L24N_T3_AD15N_35 Sch=JA3_R_N

```

```

77 #set_property -dict { PACKAGE_PIN J14    IOSTANDARD LVCMOS33 } [get_ports {
    ja_n[3] }]; #IO_L20N_T3_AD6N_35 Sch=JA4_R_N
78
79
80 ##Pmod Header JB
81 #set_property -dict { PACKAGE_PIN T20    IOSTANDARD LVCMOS33 } [get_ports {
    jb_p[0] }]; #IO_L15P_T2_DQS_34 Sch=JB1_p
82 #set_property -dict { PACKAGE_PIN U20    IOSTANDARD LVCMOS33 } [get_ports {
    jb_n[0] }]; #IO_L15N_T2_DQS_34 Sch=JB1_N
83 #set_property -dict { PACKAGE_PIN V20    IOSTANDARD LVCMOS33 } [get_ports {
    jb_p[1] }]; #IO_L16P_T2_34 Sch=JB2_P
84 #set_property -dict { PACKAGE_PIN W20    IOSTANDARD LVCMOS33 } [get_ports {
    jb_n[1] }]; #IO_L16N_T2_34 Sch=JB2_N
85 #set_property -dict { PACKAGE_PIN Y18    IOSTANDARD LVCMOS33 } [get_ports {
    jb_p[2] }]; #IO_L17P_T2_34 Sch=JB3_P
86 #set_property -dict { PACKAGE_PIN Y19    IOSTANDARD LVCMOS33 } [get_ports {
    jb_n[2] }]; #IO_L17N_T2_34 Sch=JB3_N
87 #set_property -dict { PACKAGE_PIN W18    IOSTANDARD LVCMOS33 } [get_ports {
    jb_p[3] }]; #IO_L22P_T3_34 Sch=JB4_P
88 #set_property -dict { PACKAGE_PIN W19    IOSTANDARD LVCMOS33 } [get_ports {
    jb_n[3] }]; #IO_L22N_T3_34 Sch=JB4_N
89
90
91 ##Pmod Header JC
92 #set_property -dict { PACKAGE_PIN V15    IOSTANDARD LVCMOS33 } [get_ports {
    jc_p[0] }]; #IO_L10P_T1_34 Sch=JC1_P
93 #set_property -dict { PACKAGE_PIN W15    IOSTANDARD LVCMOS33 } [get_ports {
    jc_n[0] }]; #IO_L10N_T1_34 Sch=JC1_N
94 #set_property -dict { PACKAGE_PIN T11    IOSTANDARD LVCMOS33 } [get_ports {
    jc_p[1] }]; #IO_L1P_T0_34 Sch=JC2_P
95 #set_property -dict { PACKAGE_PIN T10    IOSTANDARD LVCMOS33 } [get_ports {
    jc_n[1] }]; #IO_L1N_T0_34 Sch=JC2_N
96 #set_property -dict { PACKAGE_PIN W14    IOSTANDARD LVCMOS33 } [get_ports {
    jc_p[2] }]; #IO_L8P_T1_34 Sch=JC3_P
97 #set_property -dict { PACKAGE_PIN Y14    IOSTANDARD LVCMOS33 } [get_ports {
    jc_n[2] }]; #IO_L8N_T1_34 Sch=JC3_N
98 #set_property -dict { PACKAGE_PIN T12    IOSTANDARD LVCMOS33 } [get_ports {
    jc_p[3] }]; #IO_L2P_T0_34 Sch=JC4_P
99 #set_property -dict { PACKAGE_PIN U12    IOSTANDARD LVCMOS33 } [get_ports {
    jc_n[3] }]; #IO_L2N_T0_34 Sch=JC4_N
100
101
102 ##Pmod Header JD
103 #set_property -dict { PACKAGE_PIN T14    IOSTANDARD LVCMOS33 } [get_ports {
    jd_p[0] }]; #IO_L5P_T0_34 Sch=JD1_P
104 #set_property -dict { PACKAGE_PIN T15    IOSTANDARD LVCMOS33 } [get_ports {
    jd_n[0] }]; #IO_L5N_T0_34 Sch=JD1_N
105 #set_property -dict { PACKAGE_PIN P14    IOSTANDARD LVCMOS33 } [get_ports {
    jd_p[1] }]; #IO_L6P_T0_34 Sch=JD2_P
106 #set_property -dict { PACKAGE_PIN R14    IOSTANDARD LVCMOS33 } [get_ports {
    jd_n[1] }]; #IO_L6N_T0_VREF_34 Sch=JD2_N
107 #set_property -dict { PACKAGE_PIN U14    IOSTANDARD LVCMOS33 } [get_ports {
    jd_p[2] }]; #IO_L11P_T1_SRCC_34 Sch=JD3_P
108 #set_property -dict { PACKAGE_PIN U15    IOSTANDARD LVCMOS33 } [get_ports {
    jd_n[2] }]; #IO_L11N_T1_SRCC_34 Sch=JD3_N
109 #set_property -dict { PACKAGE_PIN V17    IOSTANDARD LVCMOS33 } [get_ports {
    jd_p[3] }]; #IO_L21P_T3_DQS_34 Sch=JD4_P
110 #set_property -dict { PACKAGE_PIN V18    IOSTANDARD LVCMOS33 } [get_ports {
    jd_n[3] }]; #IO_L21N_T3_DQS_34 Sch=JD4_N
111

```

```

112
113 ##Pmod Header JE
114 #set_property -dict { PACKAGEPIN V12 IOSTANDARD LVCMOS33 } [get_ports { je
    [0] }]; #IO.L4P_T0.34 Sch=JE1
115 #set_property -dict { PACKAGEPIN W16 IOSTANDARD LVCMOS33 } [get_ports { je
    [1] }]; #IO.L18N_T2.34 Sch=JE2
116 #set_property -dict { PACKAGEPIN J15 IOSTANDARD LVCMOS33 } [get_ports { je
    [2] }]; #IO.25_35 Sch=JE3
117 #set_property -dict { PACKAGEPIN H15 IOSTANDARD LVCMOS33 } [get_ports { je
    [3] }]; #IO.L19P_T3.35 Sch=JE4
118 #set_property -dict { PACKAGEPIN V13 IOSTANDARD LVCMOS33 } [get_ports { je
    [4] }]; #IO.L3N_T0.DQS.34 Sch=JE7
119 #set_property -dict { PACKAGEPIN U17 IOSTANDARD LVCMOS33 } [get_ports { je
    [5] }]; #IO.L9N_T1.DQS.34 Sch=JE8
120 #set_property -dict { PACKAGEPIN T17 IOSTANDARD LVCMOS33 } [get_ports { je
    [6] }]; #IO.L20P_T3.34 Sch=JE9
121 #set_property -dict { PACKAGEPIN Y17 IOSTANDARD LVCMOS33 } [get_ports { je
    [7] }]; #IO.L7N_T1.34 Sch=JE10
122
123
124 ##USB-OTG overcurrent detect pin
125 #set_property -dict { PACKAGEPIN U13 IOSTANDARD LVCMOS33 } [get_ports
    otg_oc]; #IO.L3P_T0.DQS.PUDC.B.34 Sch=OTG_OC
126
127
128 ##VGA Connector
129 set_property -dict { PACKAGEPIN M19 IOSTANDARD LVCMOS33 } [get_ports {
    vga_r[0] }]; #IO.L7P_T1.AD2P.35 Sch=VGA_R1
130 set_property -dict { PACKAGEPIN L20 IOSTANDARD LVCMOS33 } [get_ports {
    vga_r[1] }]; #IO.L9N_T1.DQS_AD3N.35 Sch=VGA_R2
131 set_property -dict { PACKAGEPIN J20 IOSTANDARD LVCMOS33 } [get_ports {
    vga_r[2] }]; #IO.L17P_T2.AD5P.35 Sch=VGA_R3
132 set_property -dict { PACKAGEPIN G20 IOSTANDARD LVCMOS33 } [get_ports {
    vga_r[3] }]; #IO.L18N_T2.AD13N.35 Sch=VGA_R4
133 set_property -dict { PACKAGEPIN F19 IOSTANDARD LVCMOS33 } [get_ports {
    vga_r[4] }]; #IO.L15P_T2.DQS_AD12P.35 Sch=VGA_R5
134 set_property -dict { PACKAGEPIN H18 IOSTANDARD LVCMOS33 } [get_ports {
    vga_g[0] }]; #IO.L14N_T2.AD4N.SRCC.35 Sch=VGA_G0
135 set_property -dict { PACKAGEPIN N20 IOSTANDARD LVCMOS33 } [get_ports {
    vga_g[1] }]; #IO.L14P_T2.SRCC.34 Sch=VGA_G1
136 set_property -dict { PACKAGEPIN L19 IOSTANDARD LVCMOS33 } [get_ports {
    vga_g[2] }]; #IO.L9P_T1.DQS_AD3P.35 Sch=VGA_G2
137 set_property -dict { PACKAGEPIN J19 IOSTANDARD LVCMOS33 } [get_ports {
    vga_g[3] }]; #IO.L10N_T1.AD11N.35 Sch=VGA_G3
138 set_property -dict { PACKAGEPIN H20 IOSTANDARD LVCMOS33 } [get_ports {
    vga_g[4] }]; #IO.L17N_T2.AD5N.35 Sch=VGA_G4
139 set_property -dict { PACKAGEPIN F20 IOSTANDARD LVCMOS33 } [get_ports {
    vga_g[5] }]; #IO.L15N_T2.DQS_AD12N.35 Sch=VGA_G5
140 set_property -dict { PACKAGEPIN P20 IOSTANDARD LVCMOS33 } [get_ports {
    vga_b[0] }]; #IO.L14N_T2.SRCC.34 Sch=VGA_B1
141 set_property -dict { PACKAGEPIN M20 IOSTANDARD LVCMOS33 } [get_ports {
    vga_b[1] }]; #IO.L7N_T1.AD2N.35 Sch=VGA_B2
142 set_property -dict { PACKAGEPIN K19 IOSTANDARD LVCMOS33 } [get_ports {
    vga_b[2] }]; #IO.L10P_T1.AD11P.35 Sch=VGA_B3
143 set_property -dict { PACKAGEPIN J18 IOSTANDARD LVCMOS33 } [get_ports {
    vga_b[3] }]; #IO.L14P_T2.AD4P.SRCC.35 Sch=VGA_B4
144 set_property -dict { PACKAGEPIN G19 IOSTANDARD LVCMOS33 } [get_ports {
    vga_b[4] }]; #IO.L18P_T2.AD13P.35 Sch=VGA_B5
145 set_property -dict { PACKAGEPIN P19 IOSTANDARD LVCMOS33 } [get_ports
    vga_hs]; #IO.L13N_T2.MRCC.34 Sch=VGA_HS

```

```
146 set_property -dict { PACKAGE_PIN R19    IOSTANDARD LVCMOS33 } [get_ports  
    vga_vs]; #IO_0_34 Sch=VGA_VS
```