
MOTOROLA SEMICONDUCTOR TECHNICAL DATA

B-Suffix Series CMOS Gates

The B Series logic gates are constructed with P and N channel enhancement mode devices in a single monolithic structure (Complementary MOS). Their primary use is where low power dissipation and/or high noise immunity is desired.

- Supply Voltage Range = 3.0 Vdc to 18 Vdc
- · All Outputs Buffered
- Capable of Driving Two Low–power TTL Loads or One Low–power Schottky TTL Load Over the Rated Temperature Range.
- Double Diode Protection on All Inputs Except: Triple Diode Protection on MC14011B and MC14081B
- Pin-for-Pin Replacements for Corresponding CD4000 Series B Suffix Devices (Exceptions: MC14068B and MC14078B)



MAXIMUM RATINGS* (Voltages Referenced to VSS)

Symbol	Parameter	Value	Unit
V_{DD}	DC Supply Voltage	- 0.5 to + 18.0	V
Vin, Vout	Input or Output Voltage (DC or Transient)	- 0.5 to V _{DD} + 0.5	V
l _{in} , l _{out}	Input or Output Current (DC or Transient), per Pin	± 10	mA
PD	Power Dissipation, per Package†	500	mW
T _{stg}	Storage Temperature	- 65 to + 150	°С
TL	Lead Temperature (8-Second Soldering)	260	°C

^{*} Maximum Ratings are those values beyond which damage to the device may occur. †Temperature Derating:

Plastic "P and D/DW" Packages: – 7.0 mW/°C From 65°C To 125°C Ceramic "L" Packages: – 12 mW/°C From 100°C To 125°C

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, V_{in} and V_{out} should be constrained to the range $V_{SS} \leq (V_{in} \text{ or } V_{out}) \leq V_{DD}.$

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either V_{SS} or V_{DD}). Unused outputs must be left open.

MC14001B Quad 2-Input NOR Gate

MC14002B
Dual 4-Input NOR Gate

MC14011B
Quad 2-Input NAND Gate

MC14012B
Dual 4-Input NAND Gate

MC14023B
Triple 3-Input NAND Gate

MC14025B Triple 3-Input NOR Gate

MC14068B 8-Input NAND Gate

MC14071B Quad 2-Input OR Gate

MC14072B
Dual 4-Input OR Gate

MC14073B
Triple 3-Input AND Gate

MC14075B Triple 3-Input OR Gate

> MC14078B 8-Input NOR Gate

MC14081B Quad 2-Input AND Gate


MC14082B
Dual 4-Input AND Gate

REV 3 1/94



[♥] Motorola, Inc. 1995

LOGIC DIAGRAMS



PIN ASSIGNMENTS

MC14	001B	MC14	.002B	MC14	011B	MC14	012B
Quad 2-Inpu		Dual 4-Inpu		Quad 2-Input		Dual 4-Input	700 700 700 mm m
IN 1 _A □ 1 •	14 V _{DD}	оит _А [1 •	14 D V _{DD}	IN 1 _A □ 1 •	14 D V _{DD}	оит _А [1 •	14 D V _{DD}
IN 2 _A [2	13 D IN 2D	IN 1 _A [2	13 D OUTB	IN 2 _A [2	13 D IN 2D	IN 1A 🛘 2	13 DOUTB
OUT _A [3	12 IN 1 _D	IN 2 _A [3	12 🛭 IN 4 _B	OUTA [3	12 IN 1 _D	IN 2 _A □ 3	12 🛭 IN 4 _B
OUTB [4	11 DOUTD	IN 3 _A □ 4	11 D IN 3B	OUTB [4	11 DOUTD	IN 3 _A [4	11 D IN 3B
IN 1 _B [5	10 OUT _C	IN 4 _A [5	10 IN 2 _B	IN 1 _B [5	10 OUT _C	IN 4 _A [5	10 D IN 2B
IN 2 _B [6	9 IN 2 _C	NC 🛮 6	9 D IN 1 _B	IN 2 _B 🛭 6	9 IN 2 _C	NC 🛮 6	9 IN 1 _B
V _{SS} [7	8 IN 1 _C	V _{SS} [7	8 D NC	V _{SS} [7	8 D IN 1 _C	V _{SS} [7	8 D NC
MC14 Triple 3–Inpu		MC14 Triple 3–Inpo		MC146 8-Input NA		MC140 Quad 2-Inpo	
				-		1.50	
IN 1 _A □ 1 •	14 D V _{DD}	IN 1 _A □ 1 •	14 D V _{DD}	NC [1 ●	14 D V _{DD}	IN 1 _A □ 1 •	14 D V _{DD}
IN 2 _A [2	13 IN 3 _C	IN 2 _A 2	13 🛮 IN 3 _C	IN 1 🛮 2	13 🛮 OUT	IN 2 _A 2	13] IN 2 _D
IN 1 _B [] 3	12 IN 2 _C	IN 1 _B 3	12 N 2 _C	IN 2 🛮 3	12 🛮 IN 8	OUT _A [] 3	12 D IN 1 _D
IN 2 _B [4	11 D IN 1 _C	IN 2 _B 4	11 N 1 _C	IN 3 🛮 4	11 D IN 7	OUT _B 4	11 DOUTD
IN 3 _B [] 5	10 OUTC	IN 3 _B [5	10 OUTC	IN 4 D 5	10 IN 6	IN 1 _B [5	10 OUTC
OUTB [6	9 OUTA	OUTB 6	9 OUTA	NC 6	9 D IN 5	IN 2 _B [6	9] IN 2 _C
V _{SS} [7	8 IN 3 _A	V _{SS} [7	8 D IN 3A	V _{SS} L 7	8 D NC	V _{SS} L 7	8 IN 1 _C
MC14		MC14		MC14		MC14	77 T F 77 T 77 T
Dual 4-Inp	ut OR Gate	Triple 3-Inp	ut AND Gate	Triple 3-Inp	ut OR Gate	8–Input N	OR Gate
ΟUΤ _Α [1 •	14 🛘 V _{DD}	IN 1 _A □ 1 •	14 D V _{DD}	IN 1 _A □ 1 •	14 🛭 V _{DD}	NC [1 ●	14 D V _{DD}
IN 1 _A [2	13 OUT _B	IN 2A [2	13 🛘 IN 3 _C	IN 2 _A [2	13 🛮 IN 3 _C	IN 1 🛘 2	13 DOUT
IN 2 _A 🛘 3	12 🛮 IN 4 _B	IN 1 _B 🛛 3	12 IN 2 _C	IN 1 _B 🛚 3	12 IN 2 _C	IN 2 🛛 3	12 🛮 IN 8
IN 3 _A □ 4	11 IN 3 _B	IN 2 _B 🛘 4	11 IN 1 _C	IN 2 _B [4	11 IN 1 _C	IN 3 🛘 4	11 🛭 IN 7
IN 4 _A [5	10 IN 2 _B	IN 3 _B 🛛 5	10 DOUTC	IN 3 _B 🛛 5	10 OUTC	IN 4 🛭 5	10 D IN 6
NC 🛮 6	9] IN 1 _B	OUTB [6	9 OUTA	OUTB [6	9 OUTA	NC 6	9 D IN 5
V _{SS} [7	8 D NC	V _{SS} [7	8 D IN 3A	V _{SS} [7	8 IN 3 _A	V _{SS} [7	8 D NC
		MC14 Quad 2-Inpu		MC140 Dual 4-Input			
		Quuu Z-IIIpi		Duui 4 inpu	- AND GUIC		
		IN 1 _A ☐ 1 •	14 D V _{DD}	OUT _A [1 ●	14 D V _{DD}		
		IN 2 _A 2	13 🛮 IN 2 _D	IN 1 _A 2	13 OUT _B		
		OUTA 3	12 IN 1 _D	IN 2A 3	12 IN 4 _B		
		OUTB 4	11 D OUTD	IN 3 _A 4	11 IN 3 _B		
		IN 1 _B 5	10 DOUTC	IN 4 _A [] 5	10 IN 2 _B		
		IN 2 _B [6	9 DIN 2C	NC 🛮 6	9] IN 1 _B		
		VSS [7	8 IN 1 _C	V _{SS} [7	8 🛮 NC		

MOTOROLA CMOS LOGIC DATA

MC14001B

$\textbf{ELECTRICAL CHARACTERISTICS} \ (\text{Voltages Referenced to V}_{SS})$

Characteristic		Symbol	V _{DD} Vdc	- 55°C		25°C			125°C		
				Min	Max	Min	Typ#	Max	Min	Max	Unit
Output Voltage V _{in} = V _{DD} or 0	"0" Level	V _{OL}	5.0 10 15	=	0.05 0.05 0.05		0 0 0	0.05 0.05 0.05	=	0.05 0.05 0.05	Vdc
V _{in} = 0 or V _{DD}	"1" Level	Voн	5.0 10 15	4.95 9.95 14.95		4.95 9.95 14.95	5.0 10 15	T 1 T	4.95 9.95 14.95		Vdc
Input Voltage (V _O = 4.5 or 0.5 Vdc) (V _O = 9.0 or 1.0 Vdc) (V _O = 13.5 or 1.5 Vdc)	"0" Level	V _{IL}	5.0 10 15	=	1.5 3.0 4.0	=	2.25 4.50 6.75	1.5 3.0 4.0	=	1.5 3.0 4.0	Vdc
(V _O = 0.5 or 4.5 Vdc) (V _O = 1.0 or 9.0 Vdc) (V _O = 1.5 or 13.5 Vdc)	"1" Level	V _{IH}	5.0 10 15	3.5 7.0 11		3.5 7.0 11	2.75 5.50 8.25	1	3.5 7.0 11	-	Vdc
Output Drive Current (V _{OH} = 2.5 Vdc) (V _{OH} = 4.6 Vdc) (V _{OH} = 9.5 Vdc) (V _{OH} = 13.5 Vdc)	Source	Іон	5.0 5.0 10 15	- 3.0 - 0.64 - 1.6 - 4.2	1111	- 2.4 - 0.51 - 1.3 - 3.4	- 4.2 - 0.88 - 2.25 - 8.8	1111	- 1.7 - 0.36 - 0.9 - 2.4	1 [] [mAdc
$(V_{OL} = 0.4 \text{ Vdc})$ $(V_{OL} = 0.5 \text{ Vdc})$ $(V_{OL} = 1.5 \text{ Vdc})$	Sink	loL	5.0 10 15	0.64 1.6 4.2		0.51 1.3 3.4	0.88 2.25 8.8	111	0.36 0.9 2.4	=	mAdc
Input Current		l _{in}	15	-	± 0.1	22	±0.00001	± 0.1	2-2	± 1.0	∞Adc
Input Capacitance (Vin = 0)		C _{in}			<u>2</u> 3		5.0	7.5	<u> </u>		pF
Quiescent Current (Per Package)		^J DD	5.0 10 15	=	0.25 0.5 1.0		0.0005 0.0010 0.0015	0.25 0.5 1.0	=	7.5 15 30	∝Adc
Total Supply Current**† (Dynamic plus Quiescent, Per Gate, C _L = 50 pF)		ΙΤ	5.0 10 15			$I_{T} = (0.$	3 αA/kHz) f + 6 αA/kHz) f + 9 αA/kHz) f +	I _{DD} /N			∞Adc

[#]Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.

$$I_T(C_L) = I_T(50 \text{ pF}) + (C_L - 50) \text{ Vfk}$$

where: I_T is in \propto A (per package), C_L in pF, $V = (V_{DD} - V_{SS})$ in volts, f in kHz is input frequency, and k = 0.001 x the number of exercised gates per package.

 $^{^{**}\}mbox{The}$ formulas given are for the typical characteristics only at $25\ensuremath{^{\circ}}\mbox{C}.$

[†]To calculate total supply current at loads other than 50 pF:


B-SERIES GATE SWITCHING TIMES

SWITCHING CHARACTERISTICS* (CL = 50 pF, TA = 25°C)

Characteristic	Symbol	V _{DD} Vdc	Min	Тур#	Max	Unit
Output Rise Time, All B-Series Gates t _{TLH} = (1.35 ns/pF) C _L + 33 ns t _{TLH} = (0.60 ns/pF) C _L + 20 ns t _{TLH} = (0.40 ns/PF) C _L + 20 ns	tтьн	5.0 10 15	=	100 50 40	200 100 80	ns
Output Fall Time, All B-Series Gates t _{THL} = (1.35 ns/pF) C _L + 33 ns t _{THL} = (0.60 ns/pF) C _L + 20 ns t _{THL} = (0.40 ns/pF) C _L + 20 ns	[†] THL	5.0 10 15	— ·	100 50 40	200 100 80	ns
Propagation Delay Time MC14001B, MC14011B only tpLH, tpHL = (0.90 ns/pF) CL + 80 ns tpLH, tpHL = (0.36 ns/pF) CL + 32 ns tpLH, tpHL = (0.26 ns/pF) CL + 27 ns All Other 2, 3, and 4 Input Gates tpLH, tpHL = (0.90 ns/pF) CL + 115 ns tpLH, tpHL = (0.36 ns/pF) CL + 47 ns tpLH, tpHL = (0.26 ns/pF) CL + 37 ns 8-Input Gates (MC14068B, MC14078B) tpLH, tpHL = (0.90 ns/pF) CL + 155 ns	[†] PLH, [†] PHL	5.0 10 15 5.0 10 15		125 50 40 160 65 50	250 100 80 300 130 100	ns
tp _{LH} , tp _{HL} = (0.36 ns/pF) C _L + 62 ns tp _{LH} , tp _{HL} = (0.26 ns/pF) C _L + 47 ns		10 15	_	80 60	150 110	

^{*} The formulas given are for the typical characteristics only at 25°C.

[#]Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.



^{*} All unused inputs of AND, NAND gates must be connected to V_{DD} . All unused inputs of OR, NOR gates must be connected to V_{SS} .






Figure 1. Switching Time Test Circuit and Waveforms

CIRCUIT SCHEMATIC NOR, OR GATES



MC14001B 12 MOTOROLA CMOS LOGIC DATA


CIRCUIT SCHEMATIC NAND, AND GATES



MOTOROLA CMOS LOGIC DATA

MC14001B

TYPICAL B-SERIES GATE CHARACTERISTICS



These typical curves are not guarantees, but are design aids. Caution: The maximum rating for output current is 10 mA per pin.

MC14001B 14 MOTOROLA CMOS LOGIC DATA

TYPICAL B-SERIES GATE CHARACTERISTICS (cont'd)

VOLTAGE TRANSFER CHARACTERISTICS




Figure 8. V_{DD} = 5.0 Vdc




Figure 9. VDD = 10 Vdc




Figure 10. V_{DD} = 15 Vdc

DC NOISE MARGIN

The DC noise margin is defined as the input voltage range from an ideal "1" or "0" input level which does not produce output state change(s). The typical and guaranteed limit values of the input values V $_{\rm IL}$ and V $_{\rm IH}$ for the output(s) to be at a fixed voltage V $_{\rm O}$ are given in the Electrical Characteristics table. V $_{\rm IL}$ and V $_{\rm IH}$ are presented graphically in Figure 11.

Guaranteed minimum noise margins for both the "1" and "0" levels =

1.0 V with a 5.0 V supply 2.0 V with a 10.0 V supply 2.5 V with a 15.0 V supply






Figure 11. DC Noise Immunity

OUTLINE DIMENSIONS



OUTLINE DIMENSIONS



Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights or the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and I.M. are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

How to reach us:

USA/EUROPE/Locations Not Listed: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036. 1–800–441–2447 or 602–303–5454

MFAX: RMFAX0@email.sps.mot.com – TOUCHTONE 602–244–6609 INTERNET: http://Design_NET.com

JAPAN: Nippon Motorola Ltd.; Tatsumi–SPD–JLDC, 6F Seibu–Butsuryu–Center, 3–14–2 Tatsumi Koto–Ku, Tokyo 135, Japan. 03–81–3521–8315

ASIA/PACIFIC: Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park, 51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852–26629298



MC14001B/D