```
-- Company:
-- Engineer:
-- Create Date: 10/07/2020 07:17:15 PM
-- Design Name:
-- Module Name: mux2 - Behavioral
-- Project Name:
-- Target Devices:
-- Tool Versions:
-- Description:
-- Dependencies:
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity mux2 is
   Port ( a : in std logic vector(15 downto 0);
           b : in STD LOGIC VECTOR(15 downto 0);
           sel : in STD LOGIC;
           mux out : out STD LOGIC VECTOR(15 downto 0));
end mux2;
architecture Behavioral of mux2 is
begin
     process(a, b)
       begin case sel is
          when '0' => mux out <= a;
```

```
when '1' => mux_out <= b;
end case;
end process;
end Behavioral;</pre>
```