## RTX Software Design Report

Clement Hoang

 $20531116 \\ \texttt{c8hoang@uwaterloo.ca}$ 

David Su

 $20516776 \\ \texttt{dysu@uwaterloo.ca}$ 

Cole Vander Veen

 $20503626 \\ \texttt{cgvander@waterloo.ca}$ 

Peter Li

20531116 y 648 li@uwaterloo.ca

Winter 2016

# Contents

2.1	esign Description  Data Structures	
2.2		
2.3		
2.0	2.3.1 Memory Structure	
	2.3.2 Requesting Memory Blocks	
	2.3.3 Releasing Memory Blocks	
2.4		
2.1	2.4.1 Process Control Structures	
	2.4.2 Process Queues	
	2.4.3 Process Scheduling	
2.5		
2.0	2.5.1 Get Process Priority	
	2.5.2 Set Process Priority	
2.6		
2.0	2.6.1 Message Structure	
	2.6.2 Sending Messages	
	2.6.3 Receiving Messages	
	2.6.4 Delayed Send	
2.7		
۷.۱	2.7.1 UART I-Process	
	2.7.2 Timer I-Process	
2.8		
2.0	2.8.1 Null Process	
	2.8.2 CRT Process	
2.9		
2.3	2.9.1 Wall Clock Process	
	2.9.2 Set Priority Process	
	2.9.3 Stress Test Processes	
2.10	0 Initialization	
2.11	1 Testing	

4 Team Dynamics and Individual Responsibilities									
	4.1 adsfadsf	12							
5	Timing and Analysis	13							

# List of Algorithms

1	k_request_memory_block	8
2	The memory release function	8

# List of Figures

2.1	Memory Layout																														7
-----	---------------	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	---

## Introduction

The purpose

## **Design Description**

### 2.1 Data Structures

- MemBlock: a node that represents a block of memory, with its size defined by the global, BLOCK\_SIZE
- MemQueue: a data structure which models the physical memory available to the OS, using a linked list of MemBlock nodes.
- PCB
- PCBQ
- envelope
- gp\_pcbs

### 2.2 Global Variables

- memQueue:
- gp\_pcbs:
- gp\_stack
- p\_end
- numOfBlocks

## 2.3 Memory Management

### 2.3.1 Memory Structure

dsfdasfdsafdsafsadfdsaf




Figure 2.1: Memory Layout

### 2.3.2 Requesting Memory Blocks

```
int k_request_memory_block(void);
```

describe input, output, effects

#### Algorithm 1 k\_request\_memory\_block

```
1: procedure REQUEST_MEMORY_BLOCK
```

2: **while** heap is full **do** 

3: block the current process

4: end while

5: update the free space list

6: return the address of the top of the block

7: end procedure

#### 2.3.3 Releasing Memory Blocks

```
int k_release_memory_block(void* memory_block);
```

describe input, output, effects

#### Algorithm 2 The memory release function

- 1:  $procedure RELEASE\_MEMORY\_BLOCK(*memory\_block)$
- 2: **if** this block is the top block of the heap **then**
- 3: modify heap header node (never gets overwritten)
- 4: end if
- 5: **if** there is free space immediately beneath this block **then**
- 6: combine them by increasing this block's length
- 7: **else** this block becomes a new block node, is added to the list
- 8: end if
- 9: **if** there is free space immediately beneath this block **then**
- 10: combine them by increasing this block's length
- 11: end if
- 12: **if** a process is blocked on memory **then**
- 13: unblock that process, release the processor
- 14: end if
- 15: end procedure

## 2.4 Processor Management

#### 2.4.1 Process Control Structures

**DFASFAFD** 

#### 2.4.2 Process Queues

fsadfasdfadsf

## 2.4.3 Process Scheduling

sdfasdfasdfdasf

## 2.5 Process Priority Management

### 2.5.1 Get Process Priority

asdfadsfasf

## 2.5.2 Set Process Priority

dsfasdfasfsfdf

## 2.6 Interprocess Communication

### 2.6.1 Message Structure

dsfadsfadsfdasfdafs

## 2.6.2 Sending Messages

adsfdsafasdfasf

## 2.6.3 Receiving Messages

dsfafasfdasf

## 2.6.4 Delayed Send

sdfasfasfd

## 2.7 Interrupts and I-Processes

#### 2.7.1 UART I-Process

dsfadsfadsf

#### 2.7.2 Timer I-Process

sdfasfdafd

## 2.8 System Processes

### 2.8.1 Null Process

sdfdasfafadsf

#### 2.8.2 CRT Process

sdfdsfafaf

### 2.9 User Processes

### 2.9.1 Wall Clock Process

sdfasdfafadf

### 2.9.2 Set Priority Process

dsfasdfasdfadsf

### 2.9.3 Stress Test Processes

dfdasfasdfads

## 2.10 Initialization

dasfasfasfd

## 2.11 Testing

dfadsfasdf

## Lessons Learned

## 3.1 Source Control and Code Management

sdfdsafsadf

# Team Dynamics and Individual Responsibilities

## 4.1 adsfadsf

dfasfasdf

Chapter 5
Timing and Analysis