RTX Software Design Report

Clement Hoang

 $20531116 \\ \texttt{c8hoang@uwaterloo.ca}$

David Su

 $20516776 \\ \texttt{dysu@uwaterloo.ca}$

Cole Vander Veen

 $20503626 \\ \texttt{cgvander@waterloo.ca}$

Peter Li

XXXXXXXXX y648li@uwaterloo.ca

Winter 2016

Contents

1	Intr	oduction												
2	Desi	ign Descri	iption											
	2.1 Global Variables and Data Structures													
	2.2	Memory M	Management											
		2.2.1 Me	emory Structure											
		2.2.2 Rec	questing Memory Blocks											
			leasing Memory Blocks											
	2.3		Management											
		2.3.1 Pro	ocess Control Structures											
		2.3.2 Pro	ocess Queues											
			ocess Scheduling											
	2.4		riority Management											
			t Process Priority											
			t Process Priority											
	2.5		ess Communication											
		-	essage Structure											
			nding Messages											
			ceiving Messages											
			layed Send											
	2.6		and I-Processes											
			ART I-Process											
			mer I-Process											
	2.7		°ocesses											
	,	v	ıll Process											
			RT Process											
			CD Process											
	2.8		esses											
	2.0		all Clock Process											
			t Priority Process											
			ress Test Processes											
	2.9		ion											
		_	sign Changes											
	2.11	major Des	ngh Changes	1										
3	Less	ons Learn	ned	1										
	3.1	Source Con	entrol and Code Management	1										

	Team Dynamics and Individual Responsibilities 4.1 adsfadsf	15
5	Timing Analysis	16

List of Algorithms

1	k_request_memory_block	8
2	The memory release function	8

List of Figures

2.1	Memory Layout																														7
-----	---------------	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	---

Introduction

The purpose of this report is to outline the design of the RTX written by the group members, Clement Hoang, David Su, Peter Li, and Cole Vander Veen, as part of the SE350 course at the University of Waterloo. The OS is designed for a Keil MCB1700 Cortex-M3 board, with a LPC1768 microcontroller.

It is aimed to provide documentation for the operating system, in order to facilitate the use and understanding for anyone interested in programming for the OS. As such, this report outlines the global variables used in the OS, and then moves on to describing the kernel API in a modular and chronological way, from when we implemented it. Finally, the report closes with some analysis on the OS, and challenges that the group faced for the duration of the lab.

Design Description

2.1 Global Variables and Data Structures

- memQueue: A data structure that models the free physical memory in the OS, by splitting the heap into blocks of equal size. It is represented by a MemQueue data structure, which is a linked list of MemBlock nodes of size BLOCK_SIZE. It is used by the kernel API when releasing and requesting memory, by popping a block when it is used by a process, and pushing it back in when it is released.
 - MemBlock: To expand, the MemBlock is a C-struct that holds a pointer to the next MemBlock in the queue. It also has reserved space in the front in case the block needs to hold an envelope.
- gp_pcbs: A pointer to an array of PCB structs. It holds the state of all the process control blocks that are in the OS, and is interacted with by functions that change and read PCB states. For example, setting the process priority or getting the process priority uses gp_pcbs to access the priority of a specific PCB.
 - PCB: a model of a process and its state. The PCB contains the following fields:
 - * mp_sp: stack pointer of the process
 - * m_pid: ID of the process
 - * m_priority: priority of the process
 - * m_state: state of the process
 - * nextPCB: pointer to the next PCB, if it is in a queue
 - * msqHead: beginning of the message queue
 - * msgTail: end of the message queue
- gp_stack:
- p_end
- numOfBlocks




Figure 2.1: Memory Layout

2.2 Memory Management

2.2.1 Memory Structure

dsfdasfdsafdsafsadfdsaf

2.2.2 Requesting Memory Blocks

```
int k_request_memory_block(void);
```

describe input, output, effects

2.2.3 Releasing Memory Blocks

```
int k_release_memory_block(void* memory_block);
```

describe input, output, effects

Algorithm 1 k_request_memory_block

```
    procedure REQUEST_MEMORY_BLOCK
    while heap is full do
    block the current process
    end while
    update the free space list
    return the address of the top of the block
    end procedure
```

Algorithm 2 The memory release function

```
1: procedure RELEASE_MEMORY_BLOCK(*memory_block)
      if this block is the top block of the heap then
2:
          modify heap header node (never gets overwritten)
3:
4:
      end if
      if there is free space immediately beneath this block then
5:
6:
          combine them by increasing this block's length
 7:
      else this block becomes a new block node, is added to the list
      end if
8:
      if there is free space immediately beneath this block then
9:
          combine them by increasing this block's length
10:
      end if
11:
      if a process is blocked on memory then
12:
13:
          unblock that process, release the processor
      end if
14:
15: end procedure
```

2.3 Processor Management

2.3.1 Process Control Structures

DFASFAFD

2.3.2 Process Queues

fsadfasdfadsf

2.3.3 Process Scheduling

sdfasdfasdfdasf

2.4 Process Priority Management

2.4.1 Get Process Priority

asdfadsfasf

2.4.2 Set Process Priority

dsfasdfasfsfdf

2.5 Interprocess Communication

2.5.1 Message Structure

dsfadsfadsfdasfdafs

2.5.2 Sending Messages

adsfdsafasdfasf

2.5.3 Receiving Messages

dsfafasfdasf

2.5.4 Delayed Send

sdfasfasfd

2.6 Interrupts and I-Processes

2.6.1 UART I-Process

The UART interrupt is enabled to send output to a display, and to receive input from the user. The OS handles those interrupts by registering a UARTO_IRQHandler function that will be called whenever a UART interrupt occurs.

The file uart_irq.c is initialized by calling the function uart_irq_init. This function initializes the UART interrupts by setting the appropriate flags and choosing the correct UART port. Below is the interrupt handling pseudocode, starting with UARTO_IRQHandler:

```
1: function UARTO_IRQHANDLER
2:
      push registers onto stack
3:
      call c_UART0_IRQHandler_wrapper()
4:
      pop registers off stack
5: end function
1: function C_UARTO_IRQHANDLER_WRAPPER
2:
      call c_UART0_IRQHandler()
3:
      if there is another ready process with higher priority than the current process then
4:
          call k_release_processor()
      end if
5:
6: end function
1: function C_UARTO_IRQHANDLER
2:
      if receive data available then
          g_char_in = newly received char
3:
          if g_char_in == null character then
4:
             return
5:
          end if
6:
7:
          echoMsg = get memory block (non blocking)
          if echoMsg is not null then
8:
             echoMsg->mtype = ECHO
9:
             if g_{char_in} == '\r' then
10:
                echoMsg->mtext = "\n\r\0"
11:
             else
12:
                echoMsg->mtext = g_char_in + ' \setminus 0'
13:
14:
             end if
             send echoMsg (no preemption) to KCD
15:
          end if
16:
          if cur_msg is null then
17:
             cur_msg = get memory block (non blocking)
18:
             if cur_msg is null (no more memory) then
19:
                return
20:
             end if
21:
             msg\_str\_index = 0
22:
          end if
23:
          if g_char_in == '\r' or message about to overflow memory block then
24:
             cur_msg->mtext += '\0'
25:
             cur_msg->mtype = DEFAULT
26:
```

```
27:
              send cur_msg (no preemption) to KCD
              reset cur_msg, msg_str_index
28:
          else
29:
30:
              cur_msg->mtext += g_char_in
31:
          end if
32:
       else if transmit interrupt enabled then
          if *gp_buffer!= null character then
33:
              send *gp_buffer
34:
              gp_buffer = next location in circular buffer
35:
          else
36:
              disable transmit interrupt
37:
              send null character
38:
39:
              reset gp_buffer and g_buffer_end
          end if
40:
       end if
41:
42: end function
```

If there is an incoming character, immediately forward it to the KCD (assuming there is free memory) to echo back to the user. Also, add that character to a buffer. Once a newline is encountered, send the entire buffer to the KCD to decode

If there are still messages in the transmit buffer, send the next character. If the character is a null character, disable the transmit interrupt as the transmission is finished.

Also, there is an enable_UART_transmit() function that sets the appropriate flags to enable the interrupt for outputting characters. This function is called by the CRT to begin outputting characters.

2.6.2 Timer I-Process

sdfasfdafd

2.7 System Processes

2.7.1 Null Process

sdfdasfafadsf

2.7.2 CRT Process

The CRT's sole responsibility is to output the contents of the messages they receive to the UART.

```
    function CRTPROC
    while true do
    msg = receive_message()
    copy msg->mtext to output buffer
    enable_UART_transmit()
    release_memory_block(msg)
    end while
    end function
```

```
    function COPYTOBUFFER(str)
    for each char in str do
    g_buffer[g_buffer_end] = char
    g_buffer_end = (g_buffer_end + 1) mod BUFFER_SIZE
    end for
    end function
```

2.7.3 KCD Process

The KCD's (Keyboard Command Decoder) responsibility is to decode messages that it receives, and forward them to the appropriate process that has registered itself to handle these types of messages.

```
1: function KCDPROC
      identifiers = empty array
2:
3:
      processes = empty array
      numIdentifiers = 0
4:
      while true do
5:
          msg = receive\_message()
6:
          if msg->mtype == KCD\_REG then
 7:
             add msg's identifier to identifiers
8:
9:
             add msg's sender to processes
10:
             numIdentifiers++
             release_message_block(msg)
11:
          else if msg->mtype == ECHO then
12:
             send_message(PID_CRT, msg)
13:
          else
14:
             if msg->mtext starts with '%' then
15:
                 handler = search for handler in identifiers
16:
             end if
17:
             if no handler for this type of message then
18:
                 release_memory_block(msg)
19:
             else
20:
                 send_message(handler, msg)
21:
             end if
22:
23:
             if msg->mtext begins with '!' then
                 search through PCBs for processes in ready state
24:
                 debugMsg = create message with those processes
25:
                 send_message(PID_CRT, debugMsg)
26:
             else if msg->mtext begins with '@' then
27:
                search through PCBs for processes in blocked state
28:
                 debugMsg = create message with those processes
29:
                 send_message(PID_CRT, debugMsg)
30:
             else if msg->mtext begins with "then
31:
                search through PCBs for processes in blocked on message state
32:
                 debugMsg = create message with those processes
33:
34:
                 send_message(PID_CRT, debugMsg)
             end if
35:
```

36: end if37: end while38: end function

This processes repeatedly receives messages. If it is a keyboard command registration, the process saves the identifier along with the process that is registered to handle those commands. If it is an echo command, the message is merely forwarded to the CRT. Otherwise, if the message is an actual command (i.e. it starts with a '%'), the message is forwarded to the process that is registered to handle it, if it exists. Finally, if the message begins with any debug hotkey, the corresponding debug output is sent to the CRT.

2.8 User Processes

2.8.1 Wall Clock Process

sdfasdfafadf

2.8.2 Set Priority Process

dsfasdfasdfadsf

2.8.3 Stress Test Processes

dfdasfasdfads

2.9 Initialization

dasfasfasfd

2.10 Testing

dfadsfasdf

2.11 Major Design Changes

dsfdafadsf

Lessons Learned

3.1 Source Control and Code Management

sdfdsafsadf

Team Dynamics and Individual Responsibilities

4.1 adsfadsf

dfasfasdf

Chapter 5
Timing Analysis