



Learning Maps

Cadence Training Services learning maps provide a comprehensive visual overview of the learning opportunities for Cadence customers. They provide recommended course flows as well as tool experience and knowledge levels to guide students through a complete learning plan. Learning Maps cover all Cadence® technologies and reference courses available worldwide. For course names, descriptions, and schedules, please select the Browse Catalog button at <https://www.cadence.com/training>.

Contents

- PCB Design and Analysis
- Custom IC, Analog, and RF Design
- Digital Design and Signoff
- System Design and Analysis
- IC Package Design and Analysis
- Mixed Signal Modeling and Verification
- Computational Fluid Dynamics
- Safety and Reliability Platform
- Tensilica® Processor IP
- Reality DC
- Onboarding

PCB Design and Analysis Learning Map


Beginner




Advanced



Logic Design




Allegro X Design Entry HDL Basics    

Allegro® X Design Entry HDL Front-to-Back Flow    

Allegro EDM Design Entry HDL Front-to-Back Flow  

Allegro X System Capture Basics   





Allegro X System Capture Front-to-Back Flow   

OrCAD® X Capture   

OrCAD CIS 

OrCAD X Capture Constraint Manager PCB Flow    

Analog Simulation with PSpice®   


Analog Simulation with PSpice® using System Capture    

Analog Simulation with PSpice® using Design Entry HDL    




PCB Design

OrCAD X Presto Basic Techniques    

Allegro X PCB Editor Basic Techniques   





Allegro X PCB Editor Intermediate Techniques   

Allegro X PCB Router Basics    

Allegro X PCB Editor Advanced Methodologies   


Allegro X High-Speed Constraint Management   

Allegro DesignTrue DFM    

Allegro X Update Training    

Advanced Design Verification with the RAVEL Programming Language    

SI/PI Analysis




Essential High-Speed PCB Design for Signal Integrity 




PCB Design at RF – Multi-Gigabit Transmission, EMI Control, and PCB Materials 




Sigrity Aurora   

Sigrity PowerDC™ and OptimizePI™   





DC and Thermal Analysis with Celsius PowerDC    

PDN and Voltage Ripple Analysis with Sigrity X OptimizePI and SystemPI   

SystemSI for Parallel Bus and Serial Link Analysis   

Model Generation and Analysis using PowerSI and Broadband SPICE   

Clarity 3D Solver   




Celsius Thermal Solver    





Library Development

DE-HDL Library Development using DE-HDL    

DE-HDL Library Development using Allegro X System Capture     

Allegro X EDM PCB Librarian   

Allegro Design Entry HDL SKILL® Programming Language   

Allegro X PCB Editor SKILL Programming Language    

Beginner

Advanced

IC Package Design and Analysis Learning Map

Beginner

Advanced

IC Package Design

Allegro® X Advanced Package Designer



Allegro Sigrity Package Assessment and Model Extraction



Advanced Design Verification with the RAVEL Programming Language NEW



Designing with Integrity 3D-IC



SI/PI Analysis

Sigrity Aurora



Sigrity PowerDC™ and OptimizePI™



SystemSI for Parallel Bus and Serial Link Analysis



Model Generation and Analysis using PowerSI and Broadband SPICE



Clarity 3D Solver NEW



Celsius Thermal Solver



Beginner

Advanced

NEW

New Course



Number of days for instructor-led course



Online Course Available



Digital Badge Available

© 2023 Cadence Design Systems, Inc.



Beginner

Advanced

Circuit Schematic and Design Creation

Virtuoso Schematic Editor S1: Creating Design Schematics



Virtuoso Schematic Editor S2: Navigating and Capturing Design Intent



Virtuoso® ADE Explorer & Assembler Series

S1 ADE Explorer & Single Test Corner Analysis



S2 ADE Assembler & Multi Test Corner Analysis



S3 Sweeping Variables and Simulating Corners



S4 Monte Carlo, Real-Time Tuning & Run Plans



Analyzing Simulation Results Using Virtuoso Visualization and Analysis



Spectre Simulations

Spectre® Simulator Fundamentals Series

S1 Spectre Basics



S2 Large-Signal Analyses



S3 Small-Signal Analyses



S4 Spectre MDL



Design Checks and Asserts In Spectre Simulator



High-Performance Spectre Simulation (APS, Spectre X)



FastSpice Simulations Using Spectre FX Simulator



Spectre FMC in Virtuoso ADE



Virtuoso® Spectre® Pro Series

S1 DC Algorithm



S2 Transient Algorithm



Virtuoso Spectre Transient Noise



Design Verification

Managing Analog Verification Using ADE Verifier



Reliability Analysis

Reliability Analysis in Virtuoso Studio



Beginner


Advanced

Custom IC/Analog Physical Design and Verification Learning Map

3 of 3 – see the start

Beginner

Advanced



Beginner

Advanced

Beginner

RF Design and Simulations

Virtuoso Schematic Editor S1: Creating Design Schematics



Virtuoso Schematic Editor S2: Navigating and Capturing Design Intent



Virtuoso® ADE Explorer & Assembler Series

S1 ADE Explorer & Single Test Corner Analysis



S2 ADE Assembler & Multi Test Corner Analysis



Spectre® Simulator Fundamentals Series

S1 Spectre Basics



S2 Large-Signal Analyses



S3 Small-Signal Analyses



Spectre® RF Series

RF Analysis Using Shooting Newton



RF Analysis Using Harmonic Balance



System Design

5G mmWave Handset System Design –
S1 Simulation and Verification of the RFIC (Transceiver)



Electromagnetic Analysis

EMX Classic Simulator



AWR Microwave Design

Microwave & RF Design (AWR®)

Microwave Office for RF Designers



Planar EM Analysis in AWR Microwave Office



3D EM Analysis with Clarity in Microwave Office



Virtuoso RF Solution

Virtuoso Heterogeneous Integration: EM Analysis of ICs Using the EMX Solver






Beginner

Advanced

Mixed-Signal Modeling, Simulation and Verification Learning Map

Beginner

Advanced



Beginner

Advanced



New Course



Number of days for instructor-led course



Tiers of Cadence products used in course



Online Course Available



Digital Badge Available

© 2023 Cadence Design Systems, Inc.

Digital Design and Signoff Learning Map

1 of 2 – see next page

Beginner

Advanced

Beginner

Advanced

Synthesis and Test

Implementation

Semiconductor 101



Introduction to Electronic Design Automation **NEW**






Digital IC Design Fundamentals







Cadence® RTL-to-GDSII Flow




Fundamentals of IEEE 1801 Low-Power Specification Format   1 




Stratus High-Level Synthesis (HLS) Basic Training  4 

Genus™ Synthesis Solution with Stylus Common UI   3 

Genus Low-Power Synthesis Flow with IEEE 1801   1 

Low-Power Synthesis Flow with Genus Stylus Common UI   1 




Genus Physical Synthesis Flow  0.5 




Advanced Synthesis with Genus Stylus Common UI   2 

Joules™ Power Calculator   2 

Design For Test Fundamentals  0.5 



Test Synthesis with Genus Stylus Common UI   2 




ATPG Flow with Modus DFT Software Solution   1.5 

Diagnostics with Modus DFT Software Solution **NEW**   0.5 

Innovus™ Block Implementation with Stylus Common UI   3 

Innovus Hierarchical Implementation with Stylus Common UI   1 

Innovus Low-Power Flow with Stylus Common UI  1 

Innovus Clock Concurrent Optimization Technology with Stylus Common UI   1 

Cadence® Certus™ Signoff Closure Solution with Stylus Common UI  0.5 

Voltus InsightAI  0.5

Virtuoso® Digital Implementation



Artificial Intelligence and Machine Learning Fundamentals



Cadence® Cerebrus™ Intelligent Chip Explorer



NEW

New Course



Number of days for Instructor-led Course



Online Course Available



Digital Badge Available



Accelerated Learning Path Course

© 2025 Cadence Design Systems, Inc.

Digital Design and Signoff Learning Map

2 of 2 – see the start



Beginner

Advanced

Beginner

Advanced

Silicon Signoff

Equivalence Checking

Semiconductor 101



Introduction to Electronic Design Automation NEW



Digital IC Design Fundamentals



Cadence® RTL-to-GDSII Flow



Basic Static Timing Analysis



Tempus™ Signoff Timing Analysis and Closure with Stylus Common UI



Voltus™ Power Grid Analysis and Signoff with Stylus Common UI



Cadence® Certus™ Signoff Closure Solution with Stylus Common UI



Voltus InsightAI



Conformal® Equivalence Checking



Conformal Low-Power Verification with CPF



Conformal Low-Power Verification Using IEEE1801



Conformal ECO



Artificial Intelligence and Machine Learning Fundamentals



Cadence® Cerebrus™ Intelligent Chip Explorer



NEW

New Course



Number of days for Instructor-led Course



Online Course Available



Digital Badge Available



Accelerated Learning Path Course

© 2025 Cadence Design Systems, Inc.

System Design and Verification Learning Map


Beginner

Advanced

Beginner

Advanced

Simulation, Coverage and Debug



New Course



Number of days for instructor-led course



Accelerated Learning Path Course



Online Course Available




Digital Badge Available

© 2023 Cadence Design Systems, Inc.

System Design and Verification Learning Map

Beginner



Beginner


Advanced

Safety and Reliability Platform Learning Map

Beginner

Beginner

Midas Safety Platform



Advanced

Advanced

Tensilica Processor IP Learning Map

1 of 2 – see next page



Tensilica Xtensa LX

Tensilica® Xtensa® LX
Processor Fundamentals



ConnX DSP

Tensilica ConnX DSP
Family

NEW



Tensilica ConnX BBE32EP
Baseband Engine



Fusion, FloatingPoint & MathX DSP

Tensilica Fusion F1 DSP



Tensilica Fusion G3 DSP



Tensilica FloatingPoint
DSP Family



Tensilica MathX DSP
Family

NEW



HiFi Audio DSP

Tensilica Audio Codec API



Tensilica Xtensa Audio
Framework



Tensilica HiFi 3 Audio
Engine ISA



Tensilica HiFi 4 DSP



Tensilica HiFi 5 DSP



Vision DSP

Tensilica Vision DSP Family

NEW



Tensilica Xtensa LX
Processor Interfaces



Tensilica Xtensa LX
Hardware Verification and
EDA



Tensilica Instruction
Extension Language and
Design



Tensilica System
Modeling using XTSC



NEW

New Course



Number of days for instructor-led course



Online Course Available



Tensilica Xtensa NX

ConnX DSP

Vision DSP

Tensilica® Xtensa® NX
Processor Fundamentals



Tensilica Xtensa NX
Processor Interfaces



Tensilica Xtensa NX
Hardware Verification and
EDA



Tensilica Instruction
Extension Language and
Design



Tensilica System
Modeling using XTSC



Tensilica ConnX B10
DSP



Tensilica ConnX DSP
Family

NEW



Tensilica Vision DSP Family



NEW

NEW

New Course



Number of days for instructor-led course



Online Course Available

Computational Fluid Dynamics

Beginner

Advanced

Beginner

Advanced

CFD Academy

CFD Online Course



Fidelity

Turbomachinery

Meshing

Auto Aero

Fidelity Turbo: Introduction



Fidelity Automesh for Unstructured Meshing



Fidelity Pointwise Meshing Foundations



Fidelity Flow for Aerospace and High-speed Applications



Fine

Marine

Fine Marine for Beginners



Fine Marine for Advanced Users



NEW

New Course



Number of days for instructor-led course



Online Course Available



Digital Badge Available

© 2023 Cadence Design Systems, Inc.

Reality DC Learning Map

Beginner
↓
Advanced

Design

Introduction to Data
Hall Modeling



External
Environment
Modeling



Transient Cooling
Failure

NEW



Flow Network
Modeling



Insight

Beginner
↓
Advanced

NEW

New Course



Number of days for instructor-led course



Online Course Available



Digital Badge Available

© 2025 Cadence Design Systems, Inc.

Onboarding Curricula

Beginner

Advanced

PCB Design

PCB Layout Designer Onboarding



Schematic Capture for EEs Onboarding



SI/PI Engineer Onboarding



EE/PCB Layout Designers Onboarding



Custom IC, Analog, and RF Design

Analog Circuit Design and Simulation Onboarding



Virtuoso Layout Onboarding



Mixed-Signal Simulation and Verification

Analog-Mixed Signal Design Modeling Onboarding



Digital Design and Signoff

System Design and Verification, Digital Physical Design and Signoff Onboarding



System Design and Verification

See also: https://www.cadence.com/en_US/home/training/bridging-the-learning-gap/onboarding-curricula.html

Beginner

Advanced

NEW

New Course



Number of days for instructor-led course



Online Course Available



Digital Badge Available

© 2023 Cadence Design Systems, Inc.



cādence®

© 2020 Cadence Design Systems, Inc. All rights reserved worldwide. Cadence, the Cadence logo, and the other Cadence marks found at www.cadence.com/go/trademarks are trademarks or registered trademarks of Cadence Design Systems, Inc. Accellera and SystemC are trademarks of Accellera Systems Initiative Inc. All Arm products are registered trademarks or trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere. All MIPI specifications are registered trademarks or service marks owned by MIPI Alliance. All PCI-SIG specifications are registered trademarks or trademarks of PCI-SIG. All other trademarks are the property of their respective owners.