

Learning Maps cover all Cadence® technologies and reference courses available worldwide. For course names, descriptions, and schedules, please select the Browse Catalog button at https://www.cadence.com/training.

#### Contents

- PCB Design and Analysis
- Custom IC, Analog, and RF Design
- Digital Design and Signoff
- System Design and Analysis

- IC Package Design and Analysis
- Mixed Signal Modeling and Verification
- Computational Fluid Dynamics
- Safety and Reliability Platform

- Tensilica® Processor IP
- Reality DC
- Onboarding

cadence

## PCB Design and Analysis Learning Map

#### Logic Design

Allegro X Design Entry HDL Basics S Q 0.5

Beginner

Allegro® X Design Entry HDL Front-to-**Back Flow** 



Allegro EDM Design Entry HDL Front-to-**Back Flow** 3

Allegro X System **Capture Basics** 



Allegro X System Capture Front-to-Back Flow (2.5)

OrCAD® X Capture



**OrCAD CIS** 



OrCAD X Capture **Constraint Manager PCB** Flow

**Analog Simulation** with PSpice®



**Analog Simulation** with PSpice® using **System Capture 5** 🐼 💢





#### PCB Design

OrCAD X Presto Basic **Techniques** 



Allegro X PCB Editor Basic **Techniques** 



Allegro X PCB Editor Intermediate Techniques **2.5** 

Allegro X PCB Router Basics



Allegro X PCB Editor **Advanced Methodologies** 



Allegro X High-Speed Constraint **⊘** 2 **△** Management

Allegro DesignTrue DFM



Allegro X Update Training NEW



**Advanced Design Verification** with the RAVEL Programming **2 2** Language

#### SI/PI Analysis

**Essential High-Speed PCB Design for Signal Integrity** 



**2 2** 

**2** 2 ▲

PCB Design at RF - Multi-Gigabit Transmission, EMI Control, and PCB Materials



Sigrity PowerDC<sup>™</sup> and OptimizePI<sup>™</sup>

DC and Thermal Analysis with Celsius PowerDC NEW 2 2

PDN and Voltage Ripple Analysis with Sigrity X OptimizePI and **⊘** 2 **△** SystemPI

SystemSI for Parallel Bus and **⊘** 2 **≟** Serial Link Analysis

Model Generation and Analysis using PowerSI and Broadband **⊘** 3 **≜** SPICE

Clarity 3D Solver

Celsius Thermal Solver **S** 

#### Library Development

**DE-HDL Library Development** using DE-HDL





DE-HDL Library Development NEW using Allegro X System Capture



Allegro X EDM PCB Librarian NEW





Allegro Design Entry HDL SKILL® **Programming Language** 




Allegro X PCB Editor SKILL **Programming Language** 



















## IC Package Design and Analysis Learning Map







Number of days for instructor-led course

Advanced

Beginner

#### Circuit Schematic and Design Creation Spectre Simulations Spectre ® Simulator Virtuoso Schematic Editor S1: Creating Design Schematics Fundamentals Series 1.5 **S1** Spectre Basics Virtuoso Schematic Editor S2: Navigating and Capturing S2 Large-Signal Analyses 2 1 4 56 **Design Intent** 1.5 S3 Small-Signal Analyses 😂 🛅 🚨 🕵 **2** 0.5 **2 3 S4** Spectre MDL Virtuoso® ADE Explorer & Assembler Series 0.5 **S1** ADE Explorer & Single Test Corner Analysis **Design Checks and Asserts** S2 ADE Assembler & Multi Test Corner Analysis In Spectre Simulator **⊘** 2.5 **L** \$3 Sweeping Variables and Simulating Corners **Q** 0.5 **A S High-Performance Spectre Simulation ⊘** 0.5 **△ ⑤** (APS, Spectre X) **S4** Monte Carlo, Real-Time Tuning & Run Plans FastSpice Simulations Using Spectre Analyzing Simulation Results Using Virtuoso **FX Simulator** Visualization and Analysis Spectre FMC in Virtuoso ADE 2 1 Virtuoso ® Spectre ® Pro Series Virtuoso Spectre Transient Noise S2 Transient Algorithm 😂 📋 🚨 **⊘** 2 **≜**

#### **Design Verification**

Managing Analog Verification Using ADE Verifier **2 2** 


#### Reliability Analysis

Reliability Analysis in Virtuoso Studio (2) 0.5

Accelerated Learning Path Course



Advanced













Image: Control of the control of th


Custom IC/Analog Design and Simulation Learning Map








Custom IC/Analog Physical Design and Verification Learning Map












Number of days for instructor-led course xL GXL EXL Tiers of Cadence products used in course Q Online Course Available Q Digital Badge Available





Advanced



### System Design

5G mmWave Handset System Design -S1 Simulation and Verification of the RFIC (Transceiver)

#### Electromagnetic Analysis

**EMX Classic Simulator** 



#### **AWR Microwave Design**

Microwave & RF Design (AWR®) Microwave Office for RF Designers

Planar EM Analysis in AWR Microwave Office



3D EM Analysis with Clarity in Microwave Office

#### Virtuoso RF Solution

Virtuoso Heterogeneous Integration: EM Analysis of ICs Using the EMX Solver

















## Mixed-Signal Modeling, Simulation and Verification Learning Map


















## System Design and Verification Learning Map





## System Design and Verification Learning Map






## Safety and Reliability Platform Learning Map





## Computational Fluid Dynamics



Advanced

Beginner

## Reality DC Learning Map

Design

Insight

Introduction to Data Hall Modeling

3

External **Environment** Modeling

2

**Transient Cooling** 

Failure NEW

Beginner

0.5

Flow Network Modeling

0.5

# Advanced

## **Onboarding Curricula**



Beginner

Custom IC, Analog, and RF Design

Digital Design and Signoff

System Design and Verification

**PCB** Layout Designer **Onboarding ⊘** 3.75 **≜**  Analog Circuit Design and Simulation 6.25 Onboarding

System Design and Verification, Digital Physical Design and Signoff Onboarding

**Schematic Capture for EEs Onboarding €** 6.5 **≜**  Virtuoso Layout Onboarding



SI/PI Engineer **Onboarding** 






Mixed-Signal Simulation and Verification

**EE/PCB** Layout **Designers Onboarding ⊘** 6.5 ▲

**Analog-Mixed Signal Design Modeling 2** 10 **Onboarding** 

See also: <a href="https://www.cadence.com/en\_US/home/training/bridging-the-learning-gap/onboarding-curricula.html">https://www.cadence.com/en\_US/home/training/bridging-the-learning-gap/onboarding-curricula.html</a>











© 2020 Cadence Design Systems, Inc. All rights reserved worldwide. Cadence, the Cadence logo, and the other Cadence marks found at <a href="https://www.cadence.com/go/trademarks">www.cadence.com/go/trademarks</a> are trademarks or registered trademarks or registered trademarks or registered trademarks or service marks of Accellera Systems Initiative Inc. All Arm products are registered trademarks or trademarks or trademarks or service marks owned by MIPI Alliance. All PCI-SIG specifications are registered trademarks or trademarks are the property of their respective owners.