

## GEMM Analytical Model - Equations

Auto-generated from PYTHON\_FORMULAS and LATEX\_SYMBOL\_OVERRIDES in gemmanalytics.py.

Output order: execution

**row 22 - INPUT A BYTES PER ELEMENT**

$$\text{Bytes}_{\text{pElement}}^{(\text{matA})} = \text{DataFormatToBytes}[\text{Fmt}^{(\text{matA})}]$$

**row 23 - INPUT B BYTES PER ELEMENT**

$$\text{Bytes}_{\text{pElement}}^{(\text{matB})} = \text{DataFormatToBytes}[\text{Fmt}^{(\text{matB})}]$$

**row 25 - OUTPUT BYTES PER ELEMENT AFTER DOWN CONVERSION**

$$\text{Bytes}_{\text{pElement}}^{(\text{D}\downarrow)} = \text{DataFormatToBytes}[\text{Fmt}^{(\text{matD}\downarrow)}]$$

**row 33 - EU COUNT**

$$|\text{EU}| = |\text{XeCore}|_{\text{pXeCU}} \times |\text{EU}|_{\text{pXeCore}} \times |\text{XeCU}|$$

**row 102 - TOTAL L2 SIZE B FOR A SINGLE INSTANCE**

$$|\text{L2}|_{\text{B}} = \text{L2BankSize}_{\text{MB}} \times |\text{L2Banks}|_{\text{pXeCU}} \times 1024 \times 1024$$

**row 125 - MAX POSSIBLE HBM BW FREQ B CLK**

$$\text{MemBW}_{\text{BpClk}}^{\text{max}} = \frac{\text{MemBW}_{\text{GBps}}^{\text{max}}}{f_{\text{GHz}}^{(\text{GT})}}$$

**row 36 - MMA MAC THROUGHPUT PER XECORE**

$$\tau_{\text{mMACpClk}\cdot\text{XeCore}}^{(\text{peak})} = \min\left(\frac{4}{\frac{\text{FLOOR}(\text{Bytes}_{\text{pElement}}^{(\text{matA})} \times 2, 1)}{2}}, \frac{4}{\frac{\text{FLOOR}(\text{Bytes}_{\text{pElement}}^{(\text{matB})} \times 2, 1)}{2}}\right) \times \text{D}_{\text{DPAS}} \times 16 \times |\text{EU}|_{\text{pXeCore}}$$

**row 42 - CLKS PER DPAS**

$$\text{CLKS}_{\text{DPAS}} = \frac{\text{CLKS}_{\text{DPAS}_{\text{num}}}}{\text{CLKS}_{\text{DPAS}_{\text{den}}}}$$

$$\text{CLKS}_{\text{DPAS}_{\text{num}}} = \text{M}_{\text{pThread}} \times \text{K}_{\text{pThread}} \times \text{N}_{\text{pThread}}$$

$$\text{CLKS}_{\text{DPAS}_{\text{den}}} = \frac{\text{CLKS}_{\text{DPAS}_{\text{den}_{\text{num}}}}}{|\text{EU}|_{\text{pXeCore}}}$$

$$\text{CLKS}_{\text{DPAS}_{\text{den}_{\text{num}}}} = \tau_{\text{mMACpClk}\cdot\text{XeCore}}^{(\text{peak})}$$

**row 13 - WAVES**

$$N_{\text{waves}} = \text{CEILING}(|\text{Tiles}|_{\text{N}}^{(\text{GPU})}, 1) \times \text{CEILING}(|\text{Tiles}|_{\text{M}}^{(\text{GPU})}, 1)$$

**row 14 - TG TILES IN N**

$$|\text{Tiles}|_{\text{N}}^{(\text{TG})} = \frac{|\text{Tiles}|_{\text{N}}^{(\text{TG})}_{\text{num}}}{|\text{Tiles}|_{\text{N}}^{(\text{TG})}_{\text{den}}}$$

$$|\text{Tiles}|_{\text{N}}^{(\text{TG})}_{\text{num}} = N_{\text{dim}}$$

$$|\text{Tiles}|_{\text{N}}^{(\text{TG})}_{\text{den}} = W_{\text{element}}^{(\text{ThreadGroup, realized by multiple MMA iterations})}$$

**row 15 - TG TILES IN M**

$$|\text{Tiles}|_{\text{M}}^{(\text{TG})} = \frac{M_{\text{dim}}}{H_{\text{element}}^{(\text{ThreadGroup})}}$$

**row 16 - TG CLUSTER TILES IN N**

$$|\text{Tiles}|_{\text{N}}^{(\text{TG Cluster})} = \frac{|\text{Tiles}|_{\text{N}}^{(\text{TG Cluster})}_{\text{num}}}{W_{\text{element}}^{(\text{XeCoreCluster})}}$$

$$|\text{Tiles}|_{\text{N}}^{(\text{TG Cluster})}_{\text{num}} = N_{\text{dim}}$$

**row 17 - TG CLUSTER TILES IN M**

$$|\text{Tiles}|_{\text{M}}^{(\text{TG Cluster})} = \frac{|\text{Tiles}|_{\text{M}}^{(\text{TG Cluster})}_{\text{num}}}{H_{\text{element}}^{(\text{XeCoreCluster})}}$$

$$|\text{Tiles}|_{\text{M}}^{(\text{TG Cluster})}_{\text{num}} = M_{\text{dim}}$$

**row 18 - XECU TILES IN N**

$$|\text{Tiles}|_{\text{N}}^{(\text{XeCU})} = \frac{N_{\text{dim}}}{W_{\text{element}}^{(\text{XeCUTile})}}$$

**row 19 - XECU TILES IN M**

$$|\text{Tiles}|_{\text{M}}^{(\text{XeCU})} = \frac{M_{\text{dim}}}{H_{\text{element}}^{(\text{XeCUTile})}}$$

**row 20 - GPU TILES IN N**

$$|\text{Tiles}|_{\text{N}}^{(\text{GPU})} = \frac{|\text{Tiles}|_{\text{N}}^{(\text{GPU})}_{\text{num}}}{W_{\text{XeCU}}^{(\text{GPUTile})}}$$

$$|\text{Tiles}|_{\text{N}}^{(\text{GPU})}_{\text{num}} = \frac{|\text{Tiles}|_{\text{N}}^{(\text{GPU})}_{\text{num}_{\text{num}}}}{W_{\text{element}}^{(\text{XeCUTile})}}$$

$$|\text{Tiles}|_{\text{N}}^{(\text{GPU})}_{\text{num}_{\text{num}}} = N_{\text{dim}}$$

**row 21 - GPU TILES IN M**

$$|\text{Tiles}|_{\text{M}}^{(\text{GPU})} = \frac{|\text{Tiles}|_{\text{M}}^{(\text{GPU})}_{\text{num}}}{H_{\text{XeCU}}^{(\text{GPULTile})}}$$

$$|\text{Tiles}|_{\text{M}}^{(\text{GPU})}_{\text{num}} = \frac{|\text{Tiles}|_{\text{M}}^{(\text{GPU})}_{\text{num}_{\text{num}}}}{H_{\text{element}}^{(\text{XeCUTile})}}$$

$$|\text{Tiles}|_{\text{M}}^{(\text{GPU})}_{\text{num}_{\text{num}}} = M_{\text{dim}}$$

**row 43 - THREAD WIDTH IN UNITS OF ELEMENTS**

$$W_{\text{element}}^{(\text{Thread})} = N_{\text{pThread}}$$

**row 44 - THREAD HEIGHT IN UNITS OF ELEMENTS**

$$H_{\text{element}}^{(\text{Thread})} = M_{\text{pThread}}$$

**row 47 - TG WIDTH IN UNITS OF ELEMENT REALIZED BY MULTIPLE MMA ITERATIONS**

$$W_{\text{element}}^{(\text{ThreadGroup, realized by multiple MMA iterations})} = W_{\text{thread}}^{(\text{ThreadGroup})} \times W_{\text{element}}^{(\text{Thread})}$$

**row 48 - TG HEIGHT IN UNITS OF ELEMENT**

$$H_{\text{element}}^{(\text{ThreadGroup})} = H_{\text{thread}}^{(\text{ThreadGroup})} \times H_{\text{element}}^{(\text{Thread})}$$

**row 52 - XECORE CLUSTER WIDTH IN UNITS OF ELEMENT**

$$W_{\text{element}}^{(\text{XeCoreCluster})} = W_{\text{TG, keep cluster sizes4}}^{(\text{XeCoreCluster})} \times W_{\text{element}}^{(\text{ThreadGroup, realized by multiple MMA iterations})}$$

**row 53 - XECORE CLUSTER HEIGHT IN UNITS OF ELEMENT**

$$H_{\text{element}}^{(\text{XeCoreCluster})} = H_{\text{TG, keep cluster sizes4}}^{(\text{XeCoreCluster})} \times H_{\text{element}}^{(\text{ThreadGroup})}$$

**row 56 - XECU TILE WIDTH IN UNITS OF ELEMENT**

$$W_{\text{element}}^{(\text{XeCUTile})} = W_{\text{TG}}^{(\text{XECUTile})} \times W_{\text{element}}^{(\text{ThreadGroup, realized by multiple MMA iterations})}$$

**row 57 - XECU TILE HEIGHT IN UNITS OF ELEMENT**

$$H_{\text{element}}^{(\text{XeCUTile})} = H_{\text{TG}}^{(\text{XECUTile})} \times H_{\text{element}}^{(\text{ThreadGroup})}$$

**row 59 - GPU TILE HEIGHT IN XECU UINT**

$$H_{\text{XeCU}}^{(\text{GPUTile})} = \frac{|\text{XeCU}|}{W_{\text{XeCU}}^{(\text{GPUTile})}}$$

**row 60 - GPU TILE WIDTH IN UNITS OF ELEMETNS**

$$W_{\text{element}}^{(\text{GPUTile})} = W_{\text{XeCU}}^{(\text{GPUTile})} \times W_{\text{element}}^{(\text{XeCUTile})}$$

**row 61 - GPU TILE HEIGHT IN UNITS OF ELEMETNS**

$$H_{\text{element}}^{(\text{GPUTile})} = H_{\text{XeCU}}^{(\text{GPUTile})} \times H_{\text{element}}^{(\text{XeCUTile})}$$

**row 63 - MAT A INPUT SIZE B**

$$\text{Size}_B^{(\text{matA})} = M_{\text{dim}} \times K_{\text{dim}} \times \text{Bytes}_{\text{pElement}}^{(\text{matA})}$$

**row 64 - MAT B INPUT SIZE B**

$$\text{Size}_B^{(\text{matB})} = K_{\text{dim}} \times N_{\text{dim}} \times \text{Bytes}_{\text{pElement}}^{(\text{matB})}$$

**row 65 - MAT C INPUT D OUTPUT SIZE B**

$$\text{Size}_B^{(\text{matC}, \text{matD})} = M_{\text{dim}} \times N_{\text{dim}} \times \text{Bytes}_{\text{pElement}}^{(\text{D}\downarrow)}$$

**row 66 - MAT D INTERMEDIATE SIZE B**

$$\text{Size}_B^{(\text{matD}\downarrow)} = M_{\text{dim}} \times N_{\text{dim}} \times \text{Byte}_{\text{pElement}}^{(\text{matD})}$$

**row 103 - WORKING DATA SET SIZE OF K IN L2 CORRESP 20K CLOCKS OF  
THREAD DIVERGENCE**

$$|\text{WorkingSet}|_{20\text{Kclksofthreaddivergence}}^{(\text{KinL2})} = \min\left(20000 \times \frac{K_{\text{pThread}}}{\text{CLKS}_{\text{DPAS}}}, K_{\text{dim}}\right)$$

**row 104 - TOTAL REQUIRED L2 SIZE FOR IDEAL HIT RATE B FOR A SINGLE  
INSTANCE AND SINGLE WAVE**

$$\begin{aligned} \text{TotalRequiredL2Size}_{\text{matB alwayshit}}^{1 \text{ instance, 1 wave}} &= H_{\text{element}}^{(\text{XeCUTile})} \times \text{Bytes}_{\text{pElement}}^{(\text{matA})} \times |\text{WorkingSet}|_{20\text{Kclksofthreaddivergence}}^{(\text{KinL2})} \\ &\quad + W_{\text{element}}^{(\text{XeCUTile})} \times \text{Bytes}_{\text{pElement}}^{(\text{matB})} \times |\text{WorkingSet}|_{20\text{Kclksofthreaddivergence}}^{(\text{KinL2})} \\ &\quad + W_{\text{element}}^{(\text{XeCUTile})} \times H_{\text{element}}^{(\text{XeCUTile})} \times \text{Bytes}_{\text{pElement}}^{(\text{D}\downarrow)} \end{aligned}$$

**row 37 - CLK SPECIFIED EFFICIENCY**

$$T_{\text{clk}}^{(\text{total})} = \frac{T_{\text{clk}}^{(\text{total})}_{\text{num}}}{\eta_{\text{systolic}}}$$

$$T_{\text{clk}}^{(\text{total})}_{\text{num}} = \frac{T_{\text{clk}}^{(\text{total})}_{\text{num\_num}}}{\tau_{\text{mMACpClk}\cdot\text{XeCore}}^{(\text{peak})}}$$

$$T_{\text{clk}}^{(\text{total})}_{\text{num\_num}} = \frac{T_{\text{clk}}^{(\text{total})}_{\text{num\_num\_num}}}{|\text{XeCU}|}$$

$$T_{\text{clk}}^{(\text{total})}_{\text{num\_num\_num}} = \frac{T_{\text{clk}}^{(\text{total})}_{\text{num\_num\_num\_num}}}{|\text{XeCore}|_{\text{pXeCU}}}$$

$$T_{\text{clk}}^{(\text{total})}_{\text{num\_num\_num\_num}} = M_{\text{dim}} \times K_{\text{dim}} \times N_{\text{dim}}$$

**row 69 - TOTAL L2 READ B**

$$\text{L2Rd}_B^{(\text{total})} = \text{Size}_B^{(\text{matA})} \times \text{CEILING}\left(\frac{N_{\text{dim}}}{W_{\text{element}}^{(\text{ThreadGroup, realized by multiple MMA iterations})}}, 1\right) \\ + \text{Size}_B^{(\text{matB})} \times \text{CEILING}\left(\frac{M_{\text{dim}}}{H_{\text{element}}^{(\text{ThreadGroup})}}, 1\right)$$

**row 70 - TOTAL L2 WRITE B**

$$\text{L2Wr}_B^{(\text{total})} = \text{Size}_B^{(\text{matC, matD})}$$

**row 71 - TOTAL L1 READ B**

$$\text{L1Rd}_B^{(\text{total})} = \text{Size}_B^{(\text{matA})} \times \text{CEILING}\left(\frac{N_{\text{dim}}}{W_{\text{element}}^{(\text{Thread})}}, 1\right) \\ + \text{Size}_B^{(\text{matB})} \times \text{CEILING}\left(\frac{M_{\text{dim}}}{H_{\text{element}}^{(\text{Thread})}}, 1\right)$$

**row 72 - TOTAL L1 WRITE B**

$$\text{L1Wr}_B^{(\text{total})} = \text{Size}_B^{(\text{matC, matD})}$$

**row 74 - L2 READ B XECORE CLK**

$$\text{L2RdB}_{\text{p}(\text{Clk}\cdot\text{XeCore})} = \frac{\text{L2RdB}_{\text{p}(\text{Clk}\cdot\text{XeCore})_{\text{num}}}}{T_{\text{clk}}^{(\text{total})}}$$

$$L2RdB_{p(Clk \cdot XeCore)_{num}} = \frac{L2RdB_{p(Clk \cdot XeCore)_{num_{num}}}}{|XeCU| \times |XeCore|_{pXeCU}}$$

$$L2RdB_{p(Clk \cdot XeCore)_{num_{num}}} = L2RdB^{(total)}_B$$

**row 75 - L2 WRITE B XECORE CLK**

$$L2WrB_{p(Clk \cdot XeCore)} = \frac{L2WrB_{p(Clk \cdot XeCore)_{num}}}{T_{clk}^{(total)}}$$

$$L2WrB_{p(Clk \cdot XeCore)_{num}} = \frac{L2WrB_{p(Clk \cdot XeCore)_{num_{num}}}}{|XeCU| \times |XeCore|_{pXeCU}}$$

$$L2WrB_{p(Clk \cdot XeCore)_{num_{num}}} = L2WrB^{(total)}_B$$

**row 76 - L2 READ WRITE B XECORE CLK**

$$L2RdWrB_{p(Clk \cdot XeCore)} = L2RdB_{p(Clk \cdot XeCore)} + L2WrB_{p(Clk \cdot XeCore)}$$

**row 77 - L1 READ B XECORE CLK**

$$L1RdB_{p(Clk \cdot XeCore)} = L1RdB_{p(Clk \cdot EU)} \times |EU|_{pXeCore}$$

**row 78 - L1 WRITE B XECORECLK**

$$L1WrB_{p(Clk \cdot XeCore)} = L1WrB_{p(Clk \cdot EU)} \times |EU|_{pXeCore}$$

**row 79 - L1 READ B EU CLK**

$$L1RdB_{p(Clk \cdot EU)} = \frac{L1RdB_{p(Clk \cdot EU)_{num}}}{T_{clk}^{(total)}}$$

$$L1RdB_{p(Clk \cdot EU)_{num}} = \frac{L1RdB_{p(Clk \cdot EU)_{num_{num}}}}{|EU|}$$

$$L1RdB_{p(Clk \cdot EU)_{num_{num}}} = L1RdB^{(total)}_B$$

**row 80 - L1 WRITE B EU CLK**

$$L1WrB_{p(Clk \cdot EU)} = \frac{L1WrB_{p(Clk \cdot EU)_{num}}}{T_{clk}^{(total)}}$$

$$L1WrB_{p(Clk \cdot EU)_{num}} = \frac{L1WrB_{p(Clk \cdot EU)_{num_{num}}}}{|EU|}$$

$$L1WrB_{p(Cl k \cdot EU)_{num\_num}} = L1WrB^{(total)}$$

**row 83 - L2 READ MAX B XECORE CLK**

$$L2RdB_{p(Cl k \cdot XeCore)}^{(max)} = \frac{L2RdB_{p(Cl k \cdot XeCore)_{num}}^{(max)}}{|XeCore|_{pXeCU}}$$

$$L2RdB_{p(Cl k \cdot XeCore)_{num}}^{(max)} = |XeCore|_{pXeCU} \times 64$$

**row 84 - L2 WRITE MAX B XECORE CLK**

$$L2WrB_{p(Cl k \cdot XeCore)}^{(max)} = L2RdB_{p(Cl k \cdot XeCore)}^{(max)}$$

**row 85 - L2 READ WRITE MAX B XECORE CLK**

$$L2RdWrB_{p(Cl k \cdot XeCore)}^{(max)} = L2WrB_{p(Cl k \cdot XeCore)}^{(max)}$$

**row 90 - L2 READ B XECORE CLK PCT**

$$\eta_{L2RdB/p(Cl k \cdot XeCore)} = \frac{\eta_{L2RdB/p(Cl k \cdot XeCore)_{num}}}{L2RdB_{p(Cl k \cdot XeCore)}^{(max)}}$$

$$\eta_{L2RdB/p(Cl k \cdot XeCore)_{num}} = L2RdB_{p(Cl k \cdot XeCore)}$$

**row 91 - L2 WRITE B XECORE CLK PCT**

$$\eta_{L2WrB/p(Cl k \cdot XeCore)} = \frac{\eta_{L2WrB/p(Cl k \cdot XeCore)_{num}}}{L2WrB_{p(Cl k \cdot XeCore)}^{(max)}}$$

$$\eta_{L2WrB/p(Cl k \cdot XeCore)_{num}} = L2WrB_{p(Cl k \cdot XeCore)}$$

**row 92 - L2 READ WRITE B XECORE CLK PCT**

$$\eta_{L2RdWrB/p(Cl k \cdot XeCore)} = \frac{\eta_{L2RdWrB/p(Cl k \cdot XeCore)_{num}}}{L2RdWrB_{p(Cl k \cdot XeCore)}^{(max)}}$$

$$\eta_{L2RdWrB/p(Cl k \cdot XeCore)_{num}} = L2RdWrB_{p(Cl k \cdot XeCore)}$$

**row 93 - L1 READ B EU CLK PCT**

$$\eta_{L1RdB/p(Cl k \cdot EU)} = \frac{\eta_{L1RdB/p(Cl k \cdot EU)_{num}}}{L1RdBW_{BpCl k \cdot EU}^{max}}$$

$$\eta_{L1RdB/p(Cl k \cdot EU)_{num}} = L1RdB_{p(Cl k \cdot EU)}$$

**row 94 - L1 WRITE B EU CLK PCT**

$$\eta_{L1WrB/p(Cl k \cdot EU)} = \frac{\eta_{L1WrB/p(Cl k \cdot EU)_{num}}}{L1WrBW_{BpCl k \cdot EU}^{max}}$$

$$\eta_{L1WrB/p(Cl k \cdot EU)_{num}} = L1WrB_{p(Cl k \cdot EU)}$$

**row 106 - L2 HIT RATE ASSUMED RANDOM ACCESS WITHIN THE WORKING DATA SET PCT**

$$L2HitRate_{random \text{ WS access}} = \min\left(\frac{|L2|_B}{TotalRequiredL2Size_{matB \text{ alwayshit}}^{1 \text{ instance, 1 wave}}}, 1\right)$$

**row 107 - L2 MISS RATE PCT**

$$L2MissRate = 1 - L2HitRate_{random \text{ WS access}}$$

**row 108 - TOTAL L2 READ TRAFFIC B**

$$L2RdB_{total} = L2RdB^{(total)}$$

**row 110 - PROBABILITY OF MATA HIT IN L2 DURING A NON FIRST WAVE PCT**

$$P_{L2Hit,after1stwave}^{(matA)} = IF(Size_B^{(matA)} + Size_B^{(matB)} + Size_B^{(matC,matD)} \leq |L2|_B, 1.0, IF(K_{dim} > 2 \times |WorkingSet|_{20Kclksofthreaddivergence}^{(KinL2)}, 0.0, 1 - \frac{K_{dim} - |WorkingSet|_{20Kclksofthreaddivergence}^{(KinL2)}}{|WorkingSet|_{20Kclksofthreaddivergence}^{(KinL2)}}))$$

**row 111 - PROBABILITY OF MATB HIT IN L2 DURING A NON FIRST WAVE PCT**

$$P_{L2Hit,after1stwave}^{(matB)} = IF(Size_B^{(matA)} + Size_B^{(matB)} + Size_B^{(matC,matD)} \leq |L2|_B, 1.0, 0.0)$$

**row 112 - PROBABILITY OF MATA MISS IN L2 DURING A NON FIRST WAVE PCT**

$$P_{L2Miss,after1stwave}^{(matA)} = 1 - P_{L2Hit,after1stwave}^{(matA)}$$



**row 113 - PROBABILITY OF MATB MISS IN L2 DURING A NON FIRST WAVE**

**PCT**

$$P_{L2Miss,after1stwave}^{(matB)} = 1 - P_{L2Hit,after1stwave}^{(matB)}$$

**row 116 - TOTAL HBM READ B AFTER A COMPLETION OF A WAVE CONSIDER**

**COLD CACHE**

$$MemRdB_{coldstart}^{(wave)} = \frac{MemRdB_{coldstart\_num}^{(wave)}}{2}$$

$$\begin{aligned} MemRdB_{coldstart\_num}^{(wave)} &= Size_B^{(matA)} \\ &+ Size_B^{(matA)} \times \left( CEILING\left(\frac{N_{dim}}{W_{element}^{(XeCUTile)}}, 1\right) - 1 \right) \times P_{L2Miss,after1stwave}^{(matA)} \\ &+ Size_B^{(matB)} \\ &+ Size_B^{(matB)} \times \left( CEILING\left(\frac{M_{dim}}{H_{element}^{(XeCUTile)}}, 1\right) - 1 \right) \times P_{L2Miss,after1stwave}^{(matB)} \\ &+ MemRdB_{coldstart\_num\_aux4}^{(wave)} \times L2MissRate \end{aligned}$$

$$\begin{aligned} MemRdB_{coldstart\_num\_aux4}^{(wave)} &= L2RdB_{total} \\ &- MemRdB_{coldstart\_num\_aux4\_aux1}^{(wave)} \end{aligned}$$

$$\begin{aligned} MemRdB_{coldstart\_num\_aux4\_aux1}^{(wave)} &= Size_B^{(matA)} \\ &+ Size_B^{(matA)} \times \left( CEILING\left(\frac{N_{dim}}{W_{element}^{(XeCUTile)}}, 1\right) - 1 \right) \times P_{L2Miss,after1stwave}^{(matA)} \\ &+ Size_B^{(matB)} \\ &+ Size_B^{(matB)} \times \left( CEILING\left(\frac{M_{dim}}{H_{element}^{(XeCUTile)}}, 1\right) - 1 \right) \times P_{L2Miss,after1stwave}^{(matB)} \end{aligned}$$

**row 117 - TOTAL HBM WRITE B**

$$MemWrB^{(total)} = Size_B^{(matC,matD)}$$

**row 118 - TOTAL HBM B**

$$MemRdWrB^{(total)} = MemWrB^{(total)} + MemRdB_{coldstart}^{(wave)}$$

**row 121 - HBM READ B CLK**

$$\text{MemRdB}_{\text{pClk}} = \frac{\text{MemRdB}_{\text{coldstart}}^{(\text{wave})}}{T_{\text{clk}}^{(\text{total})}}$$

**row 122 - HBM WRITE B CLK**

$$\text{MemWrB}_{\text{pClk}} = \frac{\text{MemWrB}^{(\text{total})}}{T_{\text{clk}}^{(\text{total})}}$$

**row 123 - HBM TOTAL B CLK**

$$\text{MemRdWrB}_{\text{pClk}} = \frac{\text{MemRdWrB}^{(\text{total})}}{T_{\text{clk}}^{(\text{total})}}$$

**row 126 - HBM BW PCT**

$$\eta_{\text{MemBW}} = \frac{\text{MemRdWrB}_{\text{pClk}}}{\text{MemBW}_{\text{BpClk}}^{\text{max}}}$$

**row 127 - GTI READ BW PCT**

$$\eta_{\text{GTIRdBW}} = \frac{\text{MemRdB}_{\text{pClk}}}{\text{GtiRdBW}_{\text{BpClk}}^{\text{max}}}$$

**row 128 - GTI WRITE BW PCT**

$$\eta_{\text{GTIWrBW}} = \frac{\text{MemWrB}_{\text{pClk}}}{\text{GtiWrBW}_{\text{BpClk}}^{\text{max}}}$$