Skip to content
Block or report user

Report or block cliffordwolf

Hide content and notifications from this user.

Contact Support about this user’s behavior.

Report abuse


@Metalab @openscad @SymbiFlow @YosysHQ

Popular repositories

  1. picorv32

    PicoRV32 - A Size-Optimized RISC-V CPU

    Verilog 808 202

  2. icestorm

    Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentaion (Reverse Engineered)

    Python 435 112

  3. SimpleVOut

    A Simple FPGA Core for Creating VGA/DVI/HDMI/OpenLDI Signals

    Verilog 83 19

  4. icotools

    Tools and Examples for IcoBoard

    Verilog 56 13

  5. PonyLink

    A single-wire bi-directional chip-to-chip interface for FPGAs

    Verilog 43 6

  6. NumJS

    NumJS -- A JavaScript library for numerical computing

    JavaScript 29 4

1,729 contributions in the last year

Mar Apr May Jun Jul Aug Sep Oct Nov Dec Jan Feb Mar Mon Wed Fri

Contribution activity

March 2019

Created a pull request in YosysHQ/yosys that received 1 comment

Created an issue in diffblue/cbmc that received 1 comment

Seeing something unexpected? Take a look at the GitHub profile guide.

You can’t perform that action at this time.