Block or report user


@Metalab @openscad @SymbiFlow @YosysHQ

Popular repositories

  1. picorv32

    PicoRV32 - A Size-Optimized RISC-V CPU

    Verilog 437 105

  2. icestorm

    Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentaion (Reverse Engineered)

    Python 309 76

  3. riscv-formal

    RISC-V Formal Verification Framework

    Verilog 100 4

  4. SimpleVOut

    A Simple FPGA Core for Creating VGA/DVI/HDMI/OpenLDI Signals

    Verilog 55 14

  5. icotools

    Tools and Examples for IcoBoard

    Verilog 47 10

  6. PonyLink

    A single-wire bi-directional chip-to-chip interface for FPGAs

    Verilog 31 6

1,528 contributions in the last year

Apr May Jun Jul Aug Sep Oct Nov Dec Jan Feb Mar Mon Wed Fri

Contribution activity First pull request First issue First repository Joined GitHub

March 2018

Seeing something unexpected? Take a look at the GitHub profile guide.