Block or report user

Report or block cliffordwolf

Hide content and notifications from this user.

Contact Support about this user’s behavior.

Report abuse


@Metalab @openscad @SymbiFlow @YosysHQ

Popular repositories

  1. picorv32

    PicoRV32 - A Size-Optimized RISC-V CPU

    Verilog 708 171

  2. icestorm

    Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentaion (Reverse Engineered)

    Python 396 98

  3. SimpleVOut

    A Simple FPGA Core for Creating VGA/DVI/HDMI/OpenLDI Signals

    Verilog 77 18

  4. icotools

    Tools and Examples for IcoBoard

    Verilog 51 11

  5. PonyLink

    A single-wire bi-directional chip-to-chip interface for FPGAs

    Verilog 40 5

  6. NumJS

    NumJS -- A JavaScript library for numerical computing

    JavaScript 29 5

1,664 contributions in the last year

Dec Jan Feb Mar Apr May Jun Jul Aug Sep Oct Nov Dec Mon Wed Fri