Block or report user

Organizations

@Metalab @openscad

Popular repositories

  1. yosys

    Yosys Open SYnthesis Suite

    C++ 406 112

  2. picorv32

    PicoRV32 - A Size-Optimized RISC-V CPU

    Verilog 275 58

  3. icestorm

    Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentaion (Reverse Engineered)

    Python 209 52

  4. SimpleVOut

    A Simple FPGA Core for Creating VGA/DVI/HDMI/OpenLDI Signals

    Verilog 39 8

  5. NumJS

    NumJS -- A JavaScript library for numerical computing

    JavaScript 27 4

  6. PonyLink

    A single-wire bi-directional chip-to-chip interface for FPGAs

    Verilog 23 4

874 contributions in the last year

Jun Jul Aug Sep Oct Nov Dec Jan Feb Mar Apr May Mon Wed Fri

Contribution activity First pull request First issue First repository Joined GitHub

May 2017

Created an issue in ucb-bar/riscv-torture that received 3 comments

JALR with LSB of address set is untested

The ISA manual states that JALR should clear the LSB of the address: The indirect jump instruction JALR (jump and link register) uses the I-type e…

Seeing something unexpected? Take a look at the GitHub profile guide.