



SN74AUP1G74 Low-Power Single Positive-Edge-Triggered D-Type Flip-Flop With Clear and Preset

1 Features

- Available in the Texas Instruments NanoStar™ Package
- Low Static-Power Consumption:
 $I_{CC} = 0.9 \mu\text{A}$ Maximum
- Low Dynamic-Power Consumption:
 $C_{pd} = 5.5 \text{ pF}$ Typical at 3.3 V
- Low Input Capacitance: $C_i = 1.5 \text{ pF}$ Typical
- Low Noise – Overshoot and Undershoot
< 10% of V_{CC}
- I_{off} Supports Partial-Power-Down Mode Operation
- Schmitt-Trigger Action Allows Slow Input Transition and Better Switching Noise Immunity at the Input
($V_{hys} = 250 \text{ mV}$ Typical at 3.3 V)
- Wide Operating V_{CC} Range of 0.8 V to 3.6 V
- Optimized for 3.3-V Operation
- 3.6-V I/O Tolerant to Support Mixed-Mode Signal Operation
- $t_{pd} = 5 \text{ ns}$ Maximum at 3.3 V
- Suitable for Point-to-Point Applications
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Performance Tested Per JESD 22
 - 2000-V Human-Body Model (A114-B, Class II)
 - 1000-V Charged-Device Model (C101)

2 Applications

- Servers
- LED Displays
- Network Switches
- Telecom Infrastructure
- Motor Drivers
- I/O Expanders

3 Description

The AUP family is TI's premier solution to the industry's low-power needs in battery-powered portable applications. This family ensures a very low static- and dynamic-power consumption across the entire V_{CC} range of 0.8 V to 3.6 V, resulting in increased battery life. This product also maintains excellent signal integrity (see the very low undershoot and overshoot characteristics shown in [Figure 6](#)).

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
SN74AUP1G74YFP	DSBGA (8)	1.56 mm × 0.76 mm
SN74AUP1G74YZP	DSBGA (8)	1.86 mm × 0.89 mm
SN74AUP1G74DCU	VSSOP (8)	2.30 mm × 2.00 mm
SN74AUP1G74DQE	X2SON (8)	1.40 mm × 1.00 mm
SN74AUP1G74RSE	UQFN (8)	1.50 mm × 1.50 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

AUP – The Lowest-Power Family




Table of Contents

1 Features	1	7.2 Enable and Disable Times	14
2 Applications	1	8 Detailed Description	15
3 Description	1	8.1 Overview	15
4 Revision History	2	8.2 Functional Block Diagram	15
5 Pin Configuration and Functions	3	8.3 Feature Description	15
6 Specifications	4	8.4 Device Functional Modes	15
6.1 Absolute Maximum Ratings	4	9 Application and Implementation	16
6.2 ESD Ratings	4	9.1 Application Information	16
6.3 Recommended Operating Conditions	4	9.2 Typical Power Button Circuit	16
6.4 Thermal Information	5	10 Power Supply Recommendations	17
6.5 Electrical Characteristics, $T_A = 25^{\circ}\text{C}$	5	11 Layout	17
6.6 Electrical Characteristics, $T_A = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$	6	11.1 Layout Guidelines	17
6.7 Timing Requirements	7	11.2 Layout Example	17
6.8 Switching Characteristics, $C_L = 5\text{ pF}$	8	12 Device and Documentation Support	18
6.9 Switching Characteristics, $C_L = 10\text{ pF}$	9	12.1 Documentation Support	18
6.10 Switching Characteristics, $C_L = 15\text{ pF}$	10	12.2 Community Resources	18
6.11 Switching Characteristics, $C_L = 30\text{ pF}$	11	12.3 Trademarks	18
6.12 Operating Characteristics	12	12.4 Electrostatic Discharge Caution	18
6.13 Typical Characteristics	12	12.5 Glossary	18
7 Parameter Measurement Information	13	13 Mechanical, Packaging, and Orderable Information	18
7.1 Propagation Delays, Setup and Hold Times, and Pulse Width)	13		

4 Revision History





NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision C (March 2010) to Revision D

Page

- Added *Pin Configuration and Functions* section, *ESD Ratings* table, *Feature Description* section, *Device Functional Modes*, *Application and Implementation* section, *Power Supply Recommendations* section, *Layout* section, *Device and Documentation Support* section, and *Mechanical, Packaging, and Orderable Information* section **1**

5 Pin Configuration and Functions



Pin Functions⁽¹⁾

NAME	PIN			I/O	DESCRIPTION
	VSSOP, X2SON	UQFN	DSBGA		
CLK	1	7	A1	I	Rising edge triggered clock signal input
CLR-bar	6	2	C2	I	Clear, Active low
D	2	6	B1	I	Data input
GND	4	4	D1	—	Ground
PRE-bar	7	1	B2	I	Preset, Active low
Q	5	3	D2	O	Output
Q-bar	3	5	C1	O	Inverted output
V _{CC}	8	8	A2	—	Power supply

(1) See [Mechanical, Packaging, and Orderable Information](#) for dimensions.

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
V _{CC}	Supply voltage	–0.5	4.6	V
V _I	Input voltage ⁽²⁾	–0.5	4.6	V
V _O	Voltage applied to any output in the high-impedance or power-off state ⁽²⁾	–0.5	4.6	V
V _O	Output voltage in the high or low state ⁽²⁾	–0.5	V _{CC} + 0.5	V
I _{IK}	Input clamp current	V _I < 0		–50 mA
I _{OK}	Output clamp current	V _O < 0		–50 mA
I _O	Continuous output current		±20	mA
	Continuous current through V _{CC} or GND		±50	mA
T _J	Junction temperature		150	°C
T _{stg}	Storage temperature	–65	150	

(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

6.2 ESD Ratings

		VALUE	UNIT
V _(ESD)	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000
		Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±1000

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions⁽¹⁾

		MIN	MAX	UNIT
V _{CC}	Supply voltage	0.8	3.6	V
V _{IH}	High-level input voltage	V _{CC} = 0.8 V	V _{CC}	V
		V _{CC} = 1.1 V to 1.95 V	0.7 × V _{CC}	
		V _{CC} = 2.3 V to 2.7 V	1.6	
		V _{CC} = 3 V to 3.6 V	2	
V _{IL}	Low-level input voltage	V _{CC} = 0.8 V	0	V
		V _{CC} = 1.1 V to 1.95 V	0.3 × V _{CC}	
		V _{CC} = 2.3 V to 2.7 V	0.7	
		V _{CC} = 3 V to 3.6 V	0.9	
V _I	Input voltage	0	3.6	V
V _O	Output voltage	0	V _{CC}	V
I _{OH}	High-level output current	V _{CC} = 0.8 V	–20	mA
		V _{CC} = 1.1 V	–1.1	
		V _{CC} = 1.4 V	–1.7	
		V _{CC} = 1.65	–1.9	
		V _{CC} = 2.3 V	–3.1	
		V _{CC} = 3 V	–4	

(1) All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. See the TI application report, *Implications of Slow or Floating CMOS Inputs*, [SCBA004](#).

Recommended Operating Conditions⁽¹⁾ (continued)

		MIN	MAX	UNIT
I_{OL}	Low-level output current	$V_{CC} = 0.8\text{ V}$	20	μA
		$V_{CC} = 1.1\text{ V}$	1.1	mA
		$V_{CC} = 1.4\text{ V}$	1.7	
		$V_{CC} = 1.65\text{ V}$	1.9	
		$V_{CC} = 2.3\text{ V}$	3.1	
		$V_{CC} = 3\text{ V}$	4	
$\Delta t/\Delta v$	Input transition rise or fall rate	$V_{CC} = 0.8\text{ V to }3.6\text{ V}$	200	ns/V
T_A	Operating free-air temperature	–40	85	$^{\circ}\text{C}$

6.4 Thermal Information

THERMAL METRIC ⁽¹⁾	SN74AUP1G74				UNIT
	DCU (VSSOP)	DQE (X2SON)	RSE (UQFN)	YFP/YZP (DSBGA)	
	8 PINS	8 PINS	8 PINS	8 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance				$^{\circ}\text{C/W}$
	227	261	253	102	

(1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report, [SPRA953](#).

6.5 Electrical Characteristics, $T_A = 25^{\circ}\text{C}$

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V_{CC}	MIN	TYP	MAX	UNIT
V_{OH}	$I_{OH} = -20\text{ }\mu\text{A}$	0.8 V to 3.6 V	$V_{CC} - 0.1$			V
	$I_{OH} = -1.1\text{ mA}$	1.1 V	$0.7 \times V_{CC}$			
	$I_{OH} = -1.7\text{ mA}$	1.4 V	1.11			
	$I_{OH} = -1.9\text{ mA}$	1.65 V	1.32			
	$I_{OH} = -2.3\text{ mA}$	2.3 V	2.05			
	$I_{OH} = -3.1\text{ mA}$		1.9			
	$I_{OH} = -2.7\text{ mA}$	3 V	2.72			
	$I_{OH} = -4\text{ mA}$		2.6			
V_{OL}	$I_{OL} = 20\text{ }\mu\text{A}$	0.8 V to 3.6 V			0.1	V
	$I_{OL} = 1.1\text{ mA}$	1.1 V			$0.3 \times V_{CC}$	
	$I_{OL} = 1.7\text{ mA}$	1.4 V			0.31	
	$I_{OL} = 1.9\text{ mA}$	1.65 V			0.31	
	$I_{OL} = 2.3\text{ mA}$	2.3 V			0.31	
	$I_{OL} = 3.1\text{ mA}$				0.44	
	$I_{OL} = 2.7\text{ mA}$	3 V			0.31	
	$I_{OL} = 4\text{ mA}$				0.44	
I_I	A or B input	$V_I = \text{GND to }3.6\text{ V}$	0 V to 3.6 V		0.1	μA
I_{off}	V_I or $V_O = 0\text{ V to }3.6\text{ V}$	0 V			0.2	μA
ΔI_{off}	V_I or $V_O = 0\text{ V to }3.6\text{ V}$	0 V to 0.2 V			0.2	μA
I_{CC}	$V_I = \text{GND or } (V_{CC} \text{ to } 3.6\text{ V}),$ $I_O = 0$	0.8 V to 3.6 V			0.5	μA
ΔI_{CC}	$V_I = V_{CC} - 0.6\text{ V}^{(1)}, I_O = 0$	3.3 V			40	μA
C_i	$V_I = V_{CC} \text{ or GND}$	0 V		1.5		pF
		3.6 V		1.5		
C_o	$V_O = \text{GND}$	0 V		3		pF

(1) One input at $V_{CC} - 0.6\text{ V}$, other input at V_{CC} or GND

SN74AUP1G74

SCES644D – MARCH 2006 – REVISED DECEMBER 2015

www.ti.com
6.6 Electrical Characteristics, $T_A = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	V_{CC}	MIN	TYP	MAX	UNIT
V_{OH}		$I_{OH} = -20\ \mu\text{A}$	0.8 V to 3.6 V	$V_{CC} - 0.1$			V
		$I_{OH} = -1.1\ \text{mA}$	1.1 V	$0.7 \times V_{CC}$			
		$I_{OH} = -1.7\ \text{mA}$	1.4 V	1.03			
		$I_{OH} = -1.9\ \text{mA}$	1.65 V	1.3			
		$I_{OH} = -2.3\ \text{mA}$	2.3 V	1.97			
		$I_{OH} = -3.1\ \text{mA}$		1.85			
		$I_{OH} = -2.7\ \text{mA}$	3 V	2.67			
		$I_{OH} = -4\ \text{mA}$		2.55			
V_{OL}		$I_{OL} = 20\ \mu\text{A}$	0.8 V to 3.6 V			0.1	V
		$I_{OL} = 1.1\ \text{mA}$	1.1 V			$0.3 \times V_{CC}$	
		$I_{OL} = 1.7\ \text{mA}$	1.4 V			0.37	
		$I_{OL} = 1.9\ \text{mA}$	1.65 V			0.35	
		$I_{OL} = 2.3\ \text{mA}$	2.3 V			0.33	
		$I_{OL} = 3.1\ \text{mA}$				0.45	
		$I_{OL} = 2.7\ \text{mA}$	3 V			0.33	
		$I_{OL} = 4\ \text{mA}$				0.45	
I_I	A or B input	$V_I = \text{GND to } 3.6\ \text{V}$	0 V to 3.6 V			0.5	μA
I_{off}		$V_I \text{ or } V_O = 0\ \text{V to } 3.6\ \text{V}$	0 V			0.6	μA
ΔI_{off}		$V_I \text{ or } V_O = 0\ \text{V to } 3.6\ \text{V}$	0 V to 0.2 V			0.6	μA
I_{CC}		$V_I = \text{GND or } (V_{CC} \text{ to } 3.6\ \text{V}),$ $I_O = 0$	0.8 V to 3.6 V			0.9	μA
ΔI_{CC}		$V_I = V_{CC} - 0.6\ \text{V}^{(1)}, I_O = 0$	3.3 V			50	μA
C_i		$V_I = V_{CC} \text{ or GND}$	0 V				pF
			3.6 V				
C_O		$V_O = \text{GND}$	0 V				pF

 (1) One input at $V_{CC} - 0.6\ \text{V}$, other input at V_{CC} or GND

6.7 Timing Requirements

over recommended operating free-air temperature range (unless otherwise noted) (see [Figure 3](#))

		V _{CC}	MIN ⁽¹⁾	TYP ⁽²⁾	MAX ⁽¹⁾	UNIT
f _{clock}	Clock frequency	0.8 V	21			MHz
		1.2 V ± 0.1 V	40			
		1.5 V ± 0.1 V	50			
		1.8 V ± 0.15 V	60			
		2.5 V ± 0.2 V	90			
		3.3 V ± 0.3 V	90			
t _w	CLK high or low	0.8 V	3.5			ns
		1.2 V ± 0.1 V	2			
		1.5 V ± 0.1 V	2			
		1.8 V ± 0.15 V	2			
		2.5 V ± 0.2 V	2			
		3.3 V ± 0.3 V	2			
	$\overline{\text{PRE}}$ or $\overline{\text{CLR}}$ low	0.8 V	4.5			
		1.2 V ± 0.1 V	2			
		1.5 V ± 0.1 V	2			
		1.8 V ± 0.15 V	2			
		2.5 V ± 0.2 V	2			
		3.3 V ± 0.3 V	2			
t _{su}	Data high	0.8 V	3			ns
		1.2 V ± 0.1 V	1.3			
		1.5 V ± 0.1 V	1			
		1.8 V ± 0.15 V	1			
		2.5 V ± 0.2 V	0.5			
		3.3 V ± 0.3 V	0.5			
	Data low	0.8 V	1			
		1.2 V ± 0.1 V	1.2			
		1.5 V ± 0.1 V	1			
		1.8 V ± 0.15 V	1			
		2.5 V ± 0.2 V	1			
		3.3 V ± 0.3 V	1			
	$\overline{\text{PRE}}$ or $\overline{\text{CLR}}$ inactive	0.8 V	1			
		1.2 V ± 0.1 V	0.5			
		1.5 V ± 0.1 V	0.5			
		1.8 V ± 0.15 V	0.5			
		2.5 V ± 0.2 V	0.5			
		3.3 V ± 0.3 V	0.5			
t _h	Hold time, data after CLK↑	0.8 V	0			ns
		1.2 V ± 0.1 V	0			
		1.5 V ± 0.1 V	0			
		1.8 V ± 0.15 V	0			
		2.5 V ± 0.2 V	0			
		3.3 V ± 0.3 V	0			

(1) Minimum and maximum values are for T_A = –40°C to +85°C

(2) Typicals are for T_A = 25°C

SN74AUP1G74

SCES644D – MARCH 2006 – REVISED DECEMBER 2015

www.ti.com
6.8 Switching Characteristics, $C_L = 5 \text{ pF}$

over recommended operating free-air temperature range, $C_L = 5 \text{ pF}$ (unless otherwise noted) (see [Figure 3](#) and [Figure 4](#))

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC}	T _A	MIN	TYP	MAX	UNIT
f _{max}			0.8 V	T _A = 25°C	60			MHz
			1.2 V ± 0.1 V	T _A = 25°C	80			
				T _A = −40°C to 85°C	60			
			1.5 V ± 0.1 V	T _A = 25°C	125			
				T _A = −40°C to 85°C	90			
			1.8 V ± 0.15 V	T _A = 25°C	150			
				T _A = −40°C to 85°C	120			
			2.5 V ± 0.2 V	T _A = 25°C	180			
T _A = −40°C to 85°C	160							
3.3 V ± 0.3 V	T _A = 25°C	190						
	T _A = −40°C to 85°C	180						
t _{pd}	CLK	Q	0.8 V	T _A = 25°C	31			ns
			1.2 V ± 0.1 V	T _A = 25°C	2	10	20	
				T _A = −40°C to 85°C	2.7	20.4		
			1.5 V ± 0.1 V	T _A = 25°C	2	6	12	
				T _A = −40°C to 85°C	1.9	12.4		
			1.8 V ± 0.15 V	T _A = 25°C	2	5	9	
				T _A = −40°C to 85°C	1.4	9.5		
		2.5 V ± 0.2 V	T _A = 25°C	2	3	6		
			T _A = −40°C to 85°C	1.1	6.2			
		3.3 V ± 0.3 V	T _A = 25°C	2	3	4		
			T _A = −40°C to 85°C	1	4.7			
		Q̄	0.8 V	T _A = 25°C	28			
			1.2 V ± 0.1 V	T _A = 25°C	2	9	19	
				T _A = −40°C to 85°C	2.4	19		
	1.5 V ± 0.1 V		T _A = 25°C	2	6	11		
			T _A = −40°C to 85°C	1.6	11.8			
	1.8 V ± 0.15 V		T _A = 25°C	2	5	9		
			T _A = −40°C to 85°C	1.3	9			
	2.5 V ± 0.2 V	T _A = 25°C	2	3	6			
		T _A = −40°C to 85°C	1.1	6				
	3.3 V ± 0.3 V	T _A = 25°C	2	3	4			
		T _A = −40°C to 85°C	1	4.6				
	PRE or CLR	Q or Q̄	0.8 V	T _A = 25°C	26			
			1.2 V ± 0.1 V	T _A = 25°C	2	9	20	
T _A = −40°C to 85°C				2	20			
1.5 V ± 0.1 V			T _A = 25°C	2	6	12		
			T _A = −40°C to 85°C	1.5	13			
1.8 V ± 0.15 V			T _A = 25°C	2	5	9		
			T _A = −40°C to 85°C	1.3	10			
2.5 V ± 0.2 V			T _A = 25°C	2	3	6		
			T _A = −40°C to 85°C	1	7			
3.3 V ± 0.3 V			T _A = 25°C	2	3	5		
	T _A = −40°C to 85°C	1	5					

6.9 Switching Characteristics, $C_L = 10$ pF

over recommended operating free-air temperature range, $C_L = 10$ pF (unless otherwise noted) (see [Figure 3](#) and [Figure 4](#))

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V_{CC}	T_A	MIN	TYP	MAX	UNIT
f_{max}			0.8 V	$T_A = 25^\circ\text{C}$		46		MHz
			$1.2\text{ V} \pm 0.1\text{ V}$	$T_A = 25^\circ\text{C}$		65		
				$T_A = -40^\circ\text{C to } 85^\circ\text{C}$	50			
			$1.5\text{ V} \pm 0.1\text{ V}$	$T_A = 25^\circ\text{C}$		95		
				$T_A = -40^\circ\text{C to } 85^\circ\text{C}$	55			
			$1.8\text{ V} \pm 0.15\text{ V}$	$T_A = 25^\circ\text{C}$		110		
				$T_A = -40^\circ\text{C to } 85^\circ\text{C}$	60			
			$2.5\text{ V} \pm 0.2\text{ V}$	$T_A = 25^\circ\text{C}$		170		
				$T_A = -40^\circ\text{C to } 85^\circ\text{C}$	130			
t_{pd}	CLK	Q	0.8 V	$T_A = 25^\circ\text{C}$		33		ns
			$1.2\text{ V} \pm 0.1\text{ V}$	$T_A = 25^\circ\text{C}$	2	10	22	
				$T_A = -40^\circ\text{C to } 85^\circ\text{C}$	3.4		21.8	
			$1.5\text{ V} \pm 0.1\text{ V}$	$T_A = 25^\circ\text{C}$	2	7	13	
				$T_A = -40^\circ\text{C to } 85^\circ\text{C}$	2.4		13.5	
			$1.8\text{ V} \pm 0.15\text{ V}$	$T_A = 25^\circ\text{C}$	2	6	10	
				$T_A = -40^\circ\text{C to } 85^\circ\text{C}$	1.9		10.4	
			$2.5\text{ V} \pm 0.2\text{ V}$	$T_A = 25^\circ\text{C}$	2	4	6	
				$T_A = -40^\circ\text{C to } 85^\circ\text{C}$	1.5		7	
			$3.3\text{ V} \pm 0.3\text{ V}$	$T_A = 25^\circ\text{C}$	2	3	5	
				$T_A = -40^\circ\text{C to } 85^\circ\text{C}$	1.2		5.3	
		\overline{Q}	0.8 V	$T_A = 25^\circ\text{C}$		30		
			$1.2\text{ V} \pm 0.1\text{ V}$	$T_A = 25^\circ\text{C}$	2	10	20	
				$T_A = -40^\circ\text{C to } 85^\circ\text{C}$	3		20.3	
			$1.5\text{ V} \pm 0.1\text{ V}$	$T_A = 25^\circ\text{C}$	2	7	12	
				$T_A = -40^\circ\text{C to } 85^\circ\text{C}$	2.2		12.8	
			$1.8\text{ V} \pm 0.15\text{ V}$	$T_A = 25^\circ\text{C}$	2	5	9	
				$T_A = -40^\circ\text{C to } 85^\circ\text{C}$	1.8		9.9	
			$2.5\text{ V} \pm 0.2\text{ V}$	$T_A = 25^\circ\text{C}$	2	4	6	
				$T_A = -40^\circ\text{C to } 85^\circ\text{C}$	1.3		6.7	
			$3.3\text{ V} \pm 0.3\text{ V}$	$T_A = 25^\circ\text{C}$	2	3	5	
				$T_A = -40^\circ\text{C to } 85^\circ\text{C}$	1.1		5.2	
		Q or \overline{Q}	0.8 V	$T_A = 25^\circ\text{C}$		29		
			$1.2\text{ V} \pm 0.1\text{ V}$	$T_A = 25^\circ\text{C}$	2	10	21	
				$T_A = -40^\circ\text{C to } 85^\circ\text{C}$	2		21.4	
			$1.5\text{ V} \pm 0.1\text{ V}$	$T_A = 25^\circ\text{C}$	2	7	13	
				$T_A = -40^\circ\text{C to } 85^\circ\text{C}$	2		13.8	
			$1.8\text{ V} \pm 0.15\text{ V}$	$T_A = 25^\circ\text{C}$	2	5	10	
				$T_A = -40^\circ\text{C to } 85^\circ\text{C}$	2		10.8	
			$2.5\text{ V} \pm 0.2\text{ V}$	$T_A = 25^\circ\text{C}$	2	4	7	
				$T_A = -40^\circ\text{C to } 85^\circ\text{C}$	1.5		7.4	
			$3.3\text{ V} \pm 0.3\text{ V}$	$T_A = 25^\circ\text{C}$	2	3	5	
				$T_A = -40^\circ\text{C to } 85^\circ\text{C}$	1.5		5.8	
	\overline{PRE} or \overline{CLR}	Q or \overline{Q}	0.8 V	$T_A = 25^\circ\text{C}$		29		
			$1.2\text{ V} \pm 0.1\text{ V}$	$T_A = 25^\circ\text{C}$	2	10	21	
				$T_A = -40^\circ\text{C to } 85^\circ\text{C}$	2		21.4	
			$1.5\text{ V} \pm 0.1\text{ V}$	$T_A = 25^\circ\text{C}$	2	7	13	
				$T_A = -40^\circ\text{C to } 85^\circ\text{C}$	2		13.8	
			$1.8\text{ V} \pm 0.15\text{ V}$	$T_A = 25^\circ\text{C}$	2	5	10	
				$T_A = -40^\circ\text{C to } 85^\circ\text{C}$	2		10.8	
			$2.5\text{ V} \pm 0.2\text{ V}$	$T_A = 25^\circ\text{C}$	2	4	7	
				$T_A = -40^\circ\text{C to } 85^\circ\text{C}$	1.5		7.4	
			$3.3\text{ V} \pm 0.3\text{ V}$	$T_A = 25^\circ\text{C}$	2	3	5	
				$T_A = -40^\circ\text{C to } 85^\circ\text{C}$	1.5		5.8	

SN74AUP1G74

SCES644D – MARCH 2006 – REVISED DECEMBER 2015

www.ti.com
6.10 Switching Characteristics, $C_L = 15$ pF

over recommended operating free-air temperature range, $C_L = 15$ pF (unless otherwise noted) (see [Figure 3](#) and [Figure 4](#))

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V_{CC}	T_A	MIN	TYP	MAX	UNIT
f_{max}			0.8 V	$T_A = 25^\circ\text{C}$		41		MHz
			$1.2\text{ V} \pm 0.1\text{ V}$	$T_A = 25^\circ\text{C}$		75		
				$T_A = -40^\circ\text{C to } 85^\circ\text{C}$	50			
			$1.5\text{ V} \pm 0.1\text{ V}$	$T_A = 25^\circ\text{C}$		95		
				$T_A = -40^\circ\text{C to } 85^\circ\text{C}$	55			
			$1.8\text{ V} \pm 0.15\text{ V}$	$T_A = 25^\circ\text{C}$		100		
				$T_A = -40^\circ\text{C to } 85^\circ\text{C}$	60			
			$2.5\text{ V} \pm 0.2\text{ V}$	$T_A = 25^\circ\text{C}$		150		
				$T_A = -40^\circ\text{C to } 85^\circ\text{C}$	130			
t_{pd}	CLK	Q	0.8 V	$T_A = 25^\circ\text{C}$		35		ns
			$1.2\text{ V} \pm 0.1\text{ V}$	$T_A = 25^\circ\text{C}$	2	12	23.1	
				$T_A = -40^\circ\text{C to } 85^\circ\text{C}$	4.1		23.2	
			$1.5\text{ V} \pm 0.1\text{ V}$	$T_A = 25^\circ\text{C}$	2	8	14.1	
				$T_A = -40^\circ\text{C to } 85^\circ\text{C}$	2.9		14.6	
			$1.8\text{ V} \pm 0.15\text{ V}$	$T_A = 25^\circ\text{C}$	2	6	10.7	
				$T_A = -40^\circ\text{C to } 85^\circ\text{C}$	2.4		11.3	
		\overline{Q}	$2.5\text{ V} \pm 0.2\text{ V}$	$T_A = 25^\circ\text{C}$	2	4	7	
				$T_A = -40^\circ\text{C to } 85^\circ\text{C}$	1.9		7.6	
			$3.3\text{ V} \pm 0.3\text{ V}$	$T_A = 25^\circ\text{C}$	2	4	5.4	
				$T_A = -40^\circ\text{C to } 85^\circ\text{C}$	1.6		5.9	
		\overline{Q}	0.8 V	$T_A = 25^\circ\text{C}$		32		
			$1.2\text{ V} \pm 0.1\text{ V}$	$T_A = 25^\circ\text{C}$	2	11	21.8	
				$T_A = -40^\circ\text{C to } 85^\circ\text{C}$	3.7		21.8	
			$1.5\text{ V} \pm 0.1\text{ V}$	$T_A = 25^\circ\text{C}$	2	7	13.5	
				$T_A = -40^\circ\text{C to } 85^\circ\text{C}$	2.6		14	
			$1.8\text{ V} \pm 0.15\text{ V}$	$T_A = 25^\circ\text{C}$	2	6	10.4	
				$T_A = -40^\circ\text{C to } 85^\circ\text{C}$	2.2		10.9	
	$\overline{\text{PRE}}$ or $\overline{\text{CLR}}$	Q or \overline{Q}	$2.5\text{ V} \pm 0.2\text{ V}$	$T_A = 25^\circ\text{C}$	2	4	7.1	
				$T_A = -40^\circ\text{C to } 85^\circ\text{C}$	1.7		7.5	
			$3.3\text{ V} \pm 0.3\text{ V}$	$T_A = 25^\circ\text{C}$	2	3	5.4	
				$T_A = -40^\circ\text{C to } 85^\circ\text{C}$	1.4		5.8	
		\overline{Q}	0.8 V	$T_A = 25^\circ\text{C}$		31		
			$1.2\text{ V} \pm 0.1\text{ V}$	$T_A = 25^\circ\text{C}$	2	11	23	
				$T_A = -40^\circ\text{C to } 85^\circ\text{C}$	2		22.9	
			$1.5\text{ V} \pm 0.1\text{ V}$	$T_A = 25^\circ\text{C}$	2	7	14	
				$T_A = -40^\circ\text{C to } 85^\circ\text{C}$	2		14.9	
			$1.8\text{ V} \pm 0.15\text{ V}$	$T_A = 25^\circ\text{C}$	2	6	11	
				$T_A = -40^\circ\text{C to } 85^\circ\text{C}$	2		11.7	
	$\overline{\text{PRE}}$ or $\overline{\text{CLR}}$	Q or \overline{Q}	$2.5\text{ V} \pm 0.2\text{ V}$	$T_A = 25^\circ\text{C}$	2	4	7	
				$T_A = -40^\circ\text{C to } 85^\circ\text{C}$	2		8.1	
			$3.3\text{ V} \pm 0.3\text{ V}$	$T_A = 25^\circ\text{C}$	2	4	6	
				$T_A = -40^\circ\text{C to } 85^\circ\text{C}$	1.5		6.4	

6.11 Switching Characteristics, $C_L = 30$ pF

over recommended operating free-air temperature range, $C_L = 30$ pF (unless otherwise noted) (see [Figure 3](#) and [Figure 4](#))

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V_{CC}	T_A	MIN	TYP	MAX	UNIT
f_{max}			0.8 V	$T_A = 25^\circ\text{C}$		21		MHz
			$1.2\text{ V} \pm 0.1\text{ V}$	$T_A = 25^\circ\text{C}$		50		
				$T_A = -40^\circ\text{C to } 85^\circ\text{C}$	40			
			$1.5\text{ V} \pm 0.1\text{ V}$	$T_A = 25^\circ\text{C}$		60		
				$T_A = -40^\circ\text{C to } 85^\circ\text{C}$	50			
			$1.8\text{ V} \pm 0.15\text{ V}$	$T_A = 25^\circ\text{C}$		75		
				$T_A = -40^\circ\text{C to } 85^\circ\text{C}$	70			
			$2.5\text{ V} \pm 0.2\text{ V}$	$T_A = 25^\circ\text{C}$		100		
				$T_A = -40^\circ\text{C to } 85^\circ\text{C}$	90			
t_{pd}	CLK	Q	0.8 V	$T_A = 25^\circ\text{C}$		32		ns
			$1.2\text{ V} \pm 0.1\text{ V}$	$T_A = 25^\circ\text{C}$	3	14	27	
				$T_A = -40^\circ\text{C to } 85^\circ\text{C}$	5.9		27	
			$1.5\text{ V} \pm 0.1\text{ V}$	$T_A = 25^\circ\text{C}$	3	10	17	
				$T_A = -40^\circ\text{C to } 85^\circ\text{C}$	4.4		17.2	
			$1.8\text{ V} \pm 0.15\text{ V}$	$T_A = 25^\circ\text{C}$	3	8	13	
				$T_A = -40^\circ\text{C to } 85^\circ\text{C}$	3.6		13.4	
			$2.5\text{ V} \pm 0.2\text{ V}$	$T_A = 25^\circ\text{C}$	3	6	9	
				$T_A = -40^\circ\text{C to } 85^\circ\text{C}$	3		9.2	
		\bar{Q}	$3.3\text{ V} \pm 0.3\text{ V}$	$T_A = 25^\circ\text{C}$	3	5	7	
				$T_A = -40^\circ\text{C to } 85^\circ\text{C}$	2.6		7.2	
			0.8 V	$T_A = 25^\circ\text{C}$		40		
			$1.2\text{ V} \pm 0.1\text{ V}$	$T_A = 25^\circ\text{C}$	3	13	26	
				$T_A = -40^\circ\text{C to } 85^\circ\text{C}$	5.5		25.9	
			$1.5\text{ V} \pm 0.1\text{ V}$	$T_A = 25^\circ\text{C}$	3	9	16	
				$T_A = -40^\circ\text{C to } 85^\circ\text{C}$	4.1		16.8	
			$1.8\text{ V} \pm 0.15\text{ V}$	$T_A = 25^\circ\text{C}$	3	7	13	
				$T_A = -40^\circ\text{C to } 85^\circ\text{C}$	3.5		13.2	
		Q or \bar{Q}	$2.5\text{ V} \pm 0.2\text{ V}$	$T_A = 25^\circ\text{C}$	3	5	9	
				$T_A = -40^\circ\text{C to } 85^\circ\text{C}$	2.7		9.2	
			$3.3\text{ V} \pm 0.3\text{ V}$	$T_A = 25^\circ\text{C}$	3	5	7	
				$T_A = -40^\circ\text{C to } 85^\circ\text{C}$	2.4		7.2	
			0.8 V	$T_A = 25^\circ\text{C}$		38		
			$1.2\text{ V} \pm 0.1\text{ V}$	$T_A = 25^\circ\text{C}$	3	13	26	
				$T_A = -40^\circ\text{C to } 85^\circ\text{C}$	3		27	
			$1.5\text{ V} \pm 0.1\text{ V}$	$T_A = 25^\circ\text{C}$	3	9	17	
				$T_A = -40^\circ\text{C to } 85^\circ\text{C}$	3		17.4	
			$1.8\text{ V} \pm 0.15\text{ V}$	$T_A = 25^\circ\text{C}$	3	8	13	
				$T_A = -40^\circ\text{C to } 85^\circ\text{C}$	3		14	
			$2.5\text{ V} \pm 0.2\text{ V}$	$T_A = 25^\circ\text{C}$	3	6	9	
				$T_A = -40^\circ\text{C to } 85^\circ\text{C}$	3		10	
			$3.3\text{ V} \pm 0.3\text{ V}$	$T_A = 25^\circ\text{C}$	3	5	7	
				$T_A = -40^\circ\text{C to } 85^\circ\text{C}$	2.5		8	

SN74AUP1G74

SCES644D – MARCH 2006 – REVISED DECEMBER 2015


www.ti.com

6.12 Operating Characteristics

$T_A = 25^\circ\text{C}$


PARAMETER	TEST CONDITIONS	V_{CC}	TYP	UNIT
C_{pd} Power dissipation capacitance	$f = 10\text{ MHz}$	0.8 V	5.5	pF
		1.2 V \pm 0.1 V	5.5	
		1.5 V \pm 0.1 V	5.5	
		1.8 V \pm 0.15 V	5.5	
		2.5 V \pm 0.2 V	5.5	
		3.3 V \pm 0.3 V	5.5	

6.13 Typical Characteristics



7 Parameter Measurement Information


7.1 Propagation Delays, Setup and Hold Times, and Pulse Width




- NOTES: A. C_L includes probe and jig capacitance.
 B. All input pulses are supplied by generators having the following characteristics: $PRR \leq 10 \text{ MHz}$, $Z_O = 50 \Omega$, $t_r/t_f = 3 \text{ ns}$.
 C. The outputs are measured one at a time, with one transition per measurement.
 D. t_{PLH} and t_{PHL} are the same as t_{pd} .
 E. All parameters and waveforms are not applicable to all devices.

Figure 3. Load Circuit and Voltage Waveforms

7.2 Enable and Disable Times



	$V_{CC} = 0.8 \text{ V}$	$V_{CC} = 1.2 \text{ V}$ $\pm 0.1 \text{ V}$	$V_{CC} = 1.5 \text{ V}$ $\pm 0.1 \text{ V}$	$V_{CC} = 1.8 \text{ V}$ $\pm 0.15 \text{ V}$	$V_{CC} = 2.5 \text{ V}$ $\pm 0.2 \text{ V}$	$V_{CC} = 3.3 \text{ V}$ $\pm 0.3 \text{ V}$
C_L	5, 10, 15, 30 pF	5, 10, 15, 30 pF	5, 10, 15, 30 pF	5, 10, 15, 30 pF	5, 10, 15, 30 pF	5, 10, 15, 30 pF
V_M	$V_{CC}/2$	$V_{CC}/2$	$V_{CC}/2$	$V_{CC}/2$	$V_{CC}/2$	$V_{CC}/2$
V_I	V_{CC}	V_{CC}	V_{CC}	V_{CC}	V_{CC}	V_{CC}
V_{Δ}	0.1 V	0.1 V	0.1 V	0.15 V	0.15 V	0.3 V



- NOTES:
- C_L includes probe and jig capacitance.
 - Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
 - All input pulses are supplied by generators having the following characteristics: $PRR \leq 10 \text{ MHz}$, $Z_O = 50 \Omega$, $t_r/t_f = 3 \text{ ns}$.
 - The outputs are measured one at a time, with one transition per measurement.
 - t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 - t_{PZL} and t_{PZH} are the same as t_{en} .
 - All parameters and waveforms are not applicable to all devices.

Figure 4. Load Circuit and Voltage Waveforms

8 Detailed Description

8.1 Overview


This single positive-edge-triggered D-type flip-flop is designed for 0.8-V to 3.6-V V_{CC} operation.

A low level at the preset (\overline{PRE}) or clear (\overline{CLR}) input sets or resets the outputs, regardless of the levels of the other inputs. When \overline{PRE} and \overline{CLR} are inactive (high), data at the data (D) input meeting the setup time requirements is transferred to the outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not related directly to the rise time of the clock pulse. Following the hold-time interval, data at the D input can be changed without affecting the levels at the outputs. When both the \overline{CLR} and \overline{PRE} inputs are set low, the \overline{CLR} input will override the \overline{PRE} input.

NanoStar package technology is a major breakthrough in IC packaging concepts, using the die as the package.

This device is fully specified for partial-power-down applications using I_{off} . The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

8.2 Functional Block Diagram



Pin numbers shown are for the DCU and DQE packages

8.3 Feature Description

This device is available in the Texas Instrument's NanoStar package. It has low static-power consumption of 0.9 μ A maximum. It has low noise with overshoot and undershoot at less than ten percent of V_{CC} . It supports partial-power-down mode operation, which is specified by I_{off} . The Schmitt-trigger inputs allow for slow or noisy input signals. The device has a wide operating voltage range of 0.8 V to 3.6 V, and is optimized for 3.3 V. It has low propagation delay of 5 ns maximum at 3.3 V.

8.4 Device Functional Modes

Table 1 lists the functional modes of the SN74AUP1G74.

Table 1. Function Table

INPUTS				OUTPUTS	
\overline{PRE}	\overline{CLR}	CLK	D	Q	\overline{Q}
L	H	X	X	H	L
X	L	X	X	L	H
H	H	\uparrow	H	H	L
H	H	\uparrow	L	L	H
H	H	L	X	Q_0	\overline{Q}_0

9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The SN74AUP1G74 can be used to control a power button input. Tying \overline{Q} to D will switch the output between high and low each time that a high signal is sent to CLK from the push button.

A low level at the preset (\overline{PRE}) or clear (\overline{CLR}) input sets or resets the outputs, regardless of the levels of the other inputs. When PRE and CLR are inactive (high), data at the data (D) input meeting the setup time requirements is transferred to the outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not related directly to the rise time of the clock pulse. Following the hold-time interval, data at the D input can be changed without affecting the levels at the outputs.

The resistor and capacitor at the \overline{CLR} pin are optional. If they are not used, the \overline{CLR} pin must be connected directly to V_{CC} to be inactive.

9.2 Typical Power Button Circuit




Figure 5. Device Power Button Circuit

9.2.1 Design Requirements


This device uses CMOS technology and has balanced output drive. Take care to avoid bus contention because it can drive currents that would exceed maximum limits. Outputs can be combined to produce higher drive but the high drive will also create faster edges into light loads so routing and load conditions must be considered to prevent ringing.

9.2.2 Detailed Design Procedure

1. Recommended Input Conditions:
 - For rise time and fall time specifications, see $(\Delta t/\Delta V)$ in [Recommended Operating Conditions](#).
 - For specified high and low levels, see $(V_{IH}$ and $V_{IL})$ in [Recommended Operating Conditions](#).
 - Inputs are overvoltage tolerant allowing them to go as high as 4.6 V at any valid V_{CC} .
2. Recommend Output Conditions:
 - Series resistors on the output may be used if the user desires to slow the output edge signal or limit the output current.

Typical Power Button Circuit (continued)

9.2.3 Application Curve



AUP1G08 data at $C_L = 15$ pF

Figure 6. Switching Characteristics at 25 MHz

10 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in [Recommended Operating Conditions](#).

Each V_{CC} pin must have a good bypass capacitor to prevent power disturbance. For devices with a single supply, TI recommends a 0.1- μ F capacitor, and if there are multiple V_{CC} pins, then TI recommends a 0.01- μ F or 0.022- μ F capacitor for each power pin. It is ok to parallel multiple bypass caps to reject different frequencies of noise. 0.1- μ F and 1- μ F capacitors are commonly used in parallel. The bypass capacitor must be installed as close to the power pin as possible for best results.

11 Layout

11.1 Layout Guidelines

When using multiple bit logic devices inputs must not ever float. In many cases, functions or parts of functions of digital logic devices are unused; for example, when only two inputs of a triple-input AND gate are used or only 3 of the 4 buffer gates are used. Such input pins must not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. Specified below are the rules that must be observed under all circumstances. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that must be applied to any particular unused input depends on the function of the device. Generally they will be tied to GND or V_{CC} whichever make more sense or is more convenient.

11.2 Layout Example




Figure 7. Layout Diagram

12 Device and Documentation Support

12.1 Documentation Support

12.1.1 Related Documentation

For related documentation, see the following:

Implications of Slow or Floating CMOS Inputs, [SCBA004](#)

12.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

TI E2E™ Online Community *TI's Engineer-to-Engineer (E2E) Community*. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

12.3 Trademarks

NanoStar, E2E are trademarks of Texas Instruments.
All other trademarks are the property of their respective owners.

12.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

12.5 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser based versions of this data sheet, refer to the left hand navigation.

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
SN74AUP1G74DCUR	ACTIVE	VSSOP	DCU	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	H74R	Samples
SN74AUP1G74DCURG4	ACTIVE	VSSOP	DCU	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	H74R	Samples
SN74AUP1G74DQER	ACTIVE	X2SON	DQE	8	5000	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	HS	Samples
SN74AUP1G74RSER	ACTIVE	UQFN	RSE	8	5000	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	HS	Samples
SN74AUP1G74YFPR	ACTIVE	DSBGA	YFP	8	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 85	HSN	Samples
SN74AUP1G74YZPR	ACTIVE	DSBGA	YZP	8	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 85	(HS7 ~ HSN)	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74AUP1G74DCUR	VSSOP	DCU	8	3000	180.0	8.4	2.25	3.35	1.05	4.0	8.0	Q3
SN74AUP1G74DQER	X2SON	DQE	8	5000	180.0	8.4	1.2	1.6	0.55	4.0	8.0	Q1
SN74AUP1G74RSER	UQFN	RSE	8	5000	180.0	8.4	1.7	1.7	0.7	4.0	8.0	Q2
SN74AUP1G74YFPR	DSBGA	YFP	8	3000	178.0	9.2	0.9	1.75	0.6	4.0	8.0	Q1
SN74AUP1G74YZPR	DSBGA	YZP	8	3000	178.0	9.2	1.02	2.02	0.63	4.0	8.0	Q1

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74AUP1G74DCUR	VSSOP	DCU	8	3000	202.0	201.0	28.0
SN74AUP1G74DQER	X2SON	DQE	8	5000	202.0	201.0	28.0
SN74AUP1G74RSER	UQFN	RSE	8	5000	202.0	201.0	28.0
SN74AUP1G74YFPR	DSBGA	YFP	8	3000	220.0	220.0	35.0
SN74AUP1G74YZPR	DSBGA	YZP	8	3000	220.0	220.0	35.0



PACKAGE OUTLINE

UQFN - 0.6 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



4220323/A 03/2016

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.

EXAMPLE BOARD LAYOUT


RSE0008A

UQFN - 0.6 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



LAND PATTERN EXAMPLE
SCALE:30X



SOLDER MASK DETAILS
NOT TO SCALE

4220323/A 03/2016

NOTES: (continued)


3. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

EXAMPLE STENCIL DESIGN

RSE0008A

UQFN - 0.6 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



SOLDER PASTE EXAMPLE
BASED ON 0.1 mm THICKNESS
SCALE: 30X


4220323/A 03/2016

NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

DQE (R-PX2SON-N8)

PLASTIC SMALL OUTLINE NO-LEAD




4209779/B 10/2008

- NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
B. This drawing is subject to change without notice.
C. SON (Small Outline No-Lead) package configuration.
D. This package complies to JEDEC MO-287 variation X2EAF.

DQE (R-PX2SON-N8)


PLASTIC SMALL OUTLINE NO-LEAD



- NOTES:
- A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Publication IPC-7351 is recommended for alternate designs.
 - D. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.
If 2 mil solder mask is outside PCB vendor capability, it is advised to omit solder mask.
 - E. Maximum stencil thickness 0,1016 mm (4 mils). All linear dimensions are in millimeters.
 - F. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
 - G. Over-printing land for acceptable area ratio is not viable due to land width and bridging potential. Customer may further reduce side aperture dimensions if stencil manufacturing process allows for sufficient release at smaller opening.
 - H. Suggest stencils cut with lasers such as Fiber Laser that produce the greatest positional accuracy.
 - I. Component placement force should be minimized to prevent excessive paste block deformation.

YZP (R-XBGA-N8)


DIE-SIZE BALL GRID ARRAY



- NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
B. This drawing is subject to change without notice.
C. NanoFree™ package configuration.

YFP (R-XBGA-N8)

DIE-SIZE BALL GRID ARRAY




4206986-4/T 05/13

- NOTES:
- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
 - B. This drawing is subject to change without notice.
 - C. NanoFree™ package configuration.

NanoFree is a trademark of Texas Instruments

DCU (R-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE (DIE DOWN)




NOTES:

- All linear dimensions are in millimeters.
- This drawing is subject to change without notice.
- Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
- Falls within JEDEC MO-187 variation CA.

DCU (S-PDSO-G8)

PLASTIC SMALL OUTLINE PACKAGE (DIE DOWN)



- NOTES:
- A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Publication IPC-7351 is recommended for alternate designs.
 - D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
 - E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

IMPORTANT NOTICE FOR TI DESIGN INFORMATION AND RESOURCES

Texas Instruments Incorporated ("TI") technical, application or other design advice, services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using any particular TI Resource in any way, you (individually or, if you are acting on behalf of a company, your company) agree to use it solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources.

You understand and agree that you remain responsible for using your independent analysis, evaluation and judgment in designing your applications and that you have full and exclusive responsibility to assure the safety of your applications and compliance of your applications (and of all TI products used in or for your applications) with all applicable regulations, laws and other applicable requirements. You represent that, with respect to your applications, you have all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. You agree that prior to using or distributing any applications that include TI products, you will thoroughly test such applications and the functionality of such TI products as used in such applications. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

You are authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING TI RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY YOU AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

You agree to fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of your non-compliance with the terms and provisions of this Notice.

This Notice applies to TI Resources. Additional terms apply to the use and purchase of certain types of materials, TI products and services. These include; without limitation, TI's standard terms for semiconductor products (<http://www.ti.com/sc/docs/stdterms.htm>), [evaluation modules](#), and [samples](http://www.ti.com/sc/docs/sampterm.htm) (<http://www.ti.com/sc/docs/sampterm.htm>).

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2017, Texas Instruments Incorporated