## ECE426 - Homework 5

#### Chase Lotito - SIUC Undergraduate

### 1 Question 1.

Design a Mealy-type FSM that can act as a sequence detector. Complete the state table, and then simulate the FSM with Verilog behavioral-level modelling.

#### Solution.

Present State	Next State		Output	
	w = 0	w = 1	w = 0	w = 1
A	В	С	0	0
В	В	С	1	0
С	В	С	0	1

Table 1: Mealy FSM State Table

The code for the Mealy FSM module.

Listing 1: "q1.v"

```
// Chase Lotito - SIUC Undergraduate - Spring 2024
2
   // ECE426 w/ Chao Lu
3
   // HW5
   // Q1: Design a Mealy-type FSM that cdan act as a sequence detector.
6
   `timescale 1us / 1us
7
8
   module mealyFSM (
9
       clk, reset, w, out
10
   );
11
12
   // I/O
13
   input clk, reset, w;
                            // wire for continuous assignment
14
   output out;
15
   reg [1:0] present, next; // p for present-state, n for next-state
16
17
   // Parameters for cases
19 // 3 cases, so lets use 2-bits
```

```
|parameter\ A = 2'b01,\ B = 2'b10,\ C = 2'b11;\ //\ we\ will\ count\ 1,\ 2,\ 3
   // Initial Conditions
22
   initial begin
       present = A;
23
24
   end
25
26
   // Console log
27
   always @ (w, out) begin
28
       $monitor("[PRESENT] = %d | [NEXT] = %d, w = %b | [OUTPUT] = %b \n",
            present, next, w, out);
29
   end
30
   // Next-State Combinational Logic
31
32
   always @ (w, present) begin
33
       case (present)
34
            A: next = w ? C : B;
35
            B: next = w ? C : B;
            C: next = w ? C : B;
36
37
            default: next = 2'bxx;
38
       endcase
39
   end
40
   // Sequential Logic
41
   // using posedge reset because not specified in problem statement.
42
   always @ (posedge clk, posedge reset) begin
43
44
       if (reset == 1'b1)
45
            present <= A;</pre>
46
       else
47
            present <= next;</pre>
48
   end
49
50
   // Output Logic
   assign out = ( (present == B) && (w == 1'b0) ) || ( (present == C) && (
51
       w == 1'b1);
52
53
   endmodule
```

The code for the testbench.

Listing 2: "tb.v (for q1)"

```
1  // Chase Lotito - SIUC Undergraduate - Spring 2024
2  // ECE426 w/ Chao Lu
3  // HW5
4  // testbench for Q1
5  6
7  include "q1.v"
```

```
`timescale lus / lus
8
9
10
   module testbench();
11
12
   // GTKWAVE
   initial begin : GTKWAVE
13
        $dumpfile("q1.vcd");
14
15
        $dumpvars(0, testbench);
16
   end
17
   // I/O
18
19
   wire out;
   reg reset, clk, w;
21
   // Initial Conditions
22
   initial begin : initalConditions
23
24
        clk = 0;
25
        reset = 0;
26
        w = 0;
27
   end
28
29
   // Clock
30
   always begin
31
        #10 clk = ~clk;
32
   end
33
34
   // Stimulus
35
   initial begin : Stimulus
36
        repeat(20)
37
            w = #10 \sim w;
38
39
        reset <= #50 1'b1;
40
        #100 $finish;
41
   end
42
43
   // Instantiate the FSM
44
   mealyFSM U1 (
45
        .clk(clk),
        .reset(reset),
46
47
        .w(w),
        .out(out)
48
49
   );
50
   endmodule
51
```

The terminal output from the FSM simulation is shown below in Fig. 2. The parameters A, B, and




Figure 1: Mealy FSM Signals

C are detected as 1, 2, and 3, respectively. Even though the next state might say a different value as the next line's present state, this is fine because each line does not occur for a positive edge clock cycle.

```
VCD info: dumpfile q1.vcd opened for output.
[PRESENT] = 1 | [NEXT] = 2, w = 0 | [OUTPUT] = 0
[PRESENT] = 2 | [NEXT] = 3, w = 1 | [OUTPUT] = 0
[PRESENT] = 2 | [NEXT] = 2, w = 0 | [OUTPUT] = 1
[PRESENT] = 2 | [NEXT] = 3, w = 1 | [OUTPUT] = 0
[PRESENT] = 2 | [NEXT] = 2, w = 0 | [OUTPUT] = 1
[PRESENT] = 2 | [NEXT] = 3, w = 1 | [OUTPUT] = 0
[PRESENT] = 2 | [NEXT] = 2, w = 0 | [OUTPUT] = 1
[PRESENT] = 2 | [NEXT] = 3, w = 1 | [OUTPUT] = 0
[PRESENT] = 2 | [NEXT] = 2, w = 0 | [OUTPUT] = 1
[PRESENT] = 2 | [NEXT] = 3, w = 1 | [OUTPUT] = 0
[PRESENT] = 2 | [NEXT] = 2, w = 0 | [OUTPUT] = 1
[PRESENT] = 2 | [NEXT] = 3, w = 1 | [OUTPUT] = 0
[PRESENT] = 2 | [NEXT] = 2, w = 0 | [OUTPUT] = 1
[PRESENT] = 2 | [NEXT] = 3, w = 1 | [OUTPUT] = 0
[PRESENT] = 2 | [NEXT] = 2, w = 0 | [OUTPUT] = 1
[PRESENT] = 2 | [NEXT] = 3, w = 1 | [OUTPUT] = 0
[PRESENT] = 2 | [NEXT] = 2, w = 0 | [OUTPUT] = 1
[PRESENT] = 2 | [NEXT] = 3, w = 1 | [OUTPUT] = 0
[PRESENT] = 2 | [NEXT] = 2, w = 0 | [OUTPUT] = 1
[PRESENT] = 2 | [NEXT] = 3, w = 1 | [OUTPUT] = 0
[PRESENT] = 2 | [NEXT] = 2, w = 0 | [OUTPUT] = 1
[PRESENT] = 1 | [NEXT] = 2, w = 0 | [OUTPUT] = 0
```

Figure 2: Mealy FSM Log

# 2 Question 2.

Implement the FSM in Fig. 3. Show the code and part your simulation showing the correct operation of this FSM.




Figure 3: Q2 FSM Circuit

Solution.

Listing 3: "q2.v"

```
// Chase Lotito - SIUC Undergraduate - Spring 2024
1
   // ECE426 w/ Chao Lu
   // HW5
3
   // Q2: Code FSM from circuit diagram
4
5
6
   `timescale lus / lus
7
8
   // The FSM
9
   module fsm(
10
       clk, z, x
11
   );
12
13
   // I/O
   input clk, x;
14
15
   output z;
   reg A, B;
16
17
18
   // Intermediate wires (w1 == x, w2 == B, A == A)
19
   wire w4, w5, w6, w7, w8;
20
21
   // -- Gate-Level Modelling --
   // level 1
22
23
   not not1(w5, x);
   or or1(z, x, B);
   nand nand1(w4, x, B);
26
   nand nand2(w6, x, A);
27 // level 2
```

```
28 \mid \text{nand nand3(w7, B, w5, A)};
   // level 3
30
   nand nand4(w8, w4, w7, w6);
31
   // -- DFFs -----
32
33
   initial begin
34
       A = 0;
35
       B = 0;
36
   end
   always @ (posedge clk) begin
37
38
       A <= w8;
       B <= A;
39
40
   '// -----
41
   initial begin
42
       monitor("[\%0t us] x = \%d, z = \%b, w8 = \%b, A = \%b, B = \%b", $time,
43
           x, z, w8, A, B);
44
  end
   endmodule
```

Listing 4: "tb.v (for q2)"

```
// Chase Lotito - SIUC Undergraduate - Spring 2024
1
  // ECE426 w/ Chao Lu
3 // HW5
   // testbench for Q2
4
5
   `include "q2.v"
6
   `timescale lus / lus
7
8
   module testbench();
9
10
   // GTKWAVE
   initial begin : GTKWAVE
11
       $dumpfile("q2.vcd");
12
13
       $dumpvars(0, testbench);
14
   end
15
16
   //----
  // I/O
17
  reg clk, x;
18
19
  wire z;
20
21
  // Initals
22
  initial begin : initalConditions
23
      clk = 0;
      x = 0;
24
25 end
```

```
26
   // CLOCK
27
   always begin : clock
28
29
       #10 clk = ~clk;
30
   end
31
32
   // PROGRAM LIFETIME
33
   initial begin : programLifeTime
34
        #100 $finish;
35
   end
36
37
   // STIMULUS
38
   initial begin : stimmychecks
39
        repeat(20)
40
            x = #3 ~x;
41
   end
42
   // MODULE INSTANTIATION
43
44
   fsm U1 (
45
        .clk(clk),
46
        .z(z),
47
        .x(x)
48
   );
49
50
   endmodule
```

A problem that I came across becomes clear in the simulation. For the first D-Flip-Flop to get an input of 1, then the next-state combinational logic requires x to equal 0 and 1, simultaneously. So, A and B stay at 0 for the entire simulation.



Figure 4: Q2 FSM Signals

```
VCD info: dumpfile q2.vcd opened for output.
[0 \text{ us}] \text{ x} = 0, \text{ z} = 0, \text{ w8} = 0, \text{ A} = 0, \text{ B} = 0
[3 us] x = 1, z = 1, w8 = 0, A = 0, B = 0
[6 us] x = 0, z = 0, w8 = 0, A = 0, B = 0
[9 us] x = 1, z = 1, w8 = 0, A = 0, B = 0
[12 us] x = 0, z = 0, w8 = 0, A = 0, B = 0
[15 us] x = 1, z = 1, w8 = 0, A = 0, B = 0
[18 us] x = 0, z = 0, w8 = 0, A = 0, B = 0
[21 us] x = 1, z = 1, w8 = 0, A = 0, B = 0
[24 \text{ us}] \times = 0, z = 0, w8 = 0, A = 0, B = 0
[27 us] x = 1, z = 1, w8 = 0, A = 0, B = 0
[30 us] x = 0, z = 0, w8 = 0, A = 0, B = 0
[33 us] x = 1, z = 1, w8 = 0, A = 0, B = 0
[36 us] x = 0, z = 0, w8 = 0, A = 0,
[39 us] x = 1, z = 1, w8 = 0, A = 0,
[42 us] x = 0, z = 0, w8 = 0, A = 0,
[45 us] x = 1, z = 1, w8 = 0, A = 0, B = 0
[48 US] x = 0, z = 0, w8 = 0, A = 0, B = 0
[51 us] x = 1, z = 1, w8 = 0, A = 0, B = 0
[54 us] x = 0, z = 0, w8 = 0, A = 0, B = 0
[57 us] x = 1, z = 1, w8 = 0, A = 0, B = 0
[60 us] x = 0, z = 0, w8 = 0, A = 0, B = 0
tb.v:34: $finish called at 100 (1us)
```

Figure 5: Q2 FSM  $\log$