



426 - HW2

➤ Course	 <u>VLSI IMPLEMENTATION</u>
☑ Complete	
📅 Due date	@February 5, 2024
☰ STUDENT	CHASE LOTITO
☰ TYPE	PROBLEM SET

Q1

A:

```
8  module mux21_gate(SEL, A, B, OUT);
9
10     // Initialize I/O
11     input SEL, A, B;
12     output OUT;
13
14     // Intermediate Signals
15     wire inv1, a1, a2;
16
17     // Gate-Level Instantiation
18     not INV (inv1, SEL);
19     and AND1 (a1, A, inv1);
20     and AND2 (a2, B, SEL);
21     or OR2 (OUT, a1, a2);
22
23 endmodule
```

B:

```

≡ mux21_continuous.v
1  // Chase Lotito
2  // Q1-B
3  // 2:1 Multiplexer with Continuous Assignment Statements
4
5  module mux21_continuous( SEL, A, B, OUT );
6      // I/O
7      input SEL, A, B;
8      output OUT;
9
10     // Continuous Assignment Approach
11     assign OUT = (~SEL & A) | (SEL & B );
12 endmodule
13

```

C:

```

≡ mux21_always.v
1  // Chase Lotito - SIUC
2  // Q1-C
3  // 2:1 Mux - Always Procedure Block
4
5  module mux21_always ( SEL, A, B, OUT );
6
7      // I/O
8      input SEL, A, B;
9      output OUT;
10
11     // Procedural
12     reg OUT;
13
14     // Always Block Approach
15     always @(SEL or A or B) begin
16         if(SEL)
17             OUT = B;
18         else
19             OUT = A;
20     end
21
22 endmodule

```

Q2

A:

```

≡ eight_bit_buffer.v
1  // Chase Lotito - SIUC
2  // Q2
3  // Tristate buffer with Primitives
4  // EIGHT BIT BUFFER
5
6  module EightBitBuffer ( E, I, D );
7
8      // I/O
9      input E;
10     input [7:0] I;
11     output [7:0] D;
12
13     // Note I don't need intermediate wires!
14
15     // Instantiate the buffers!
16     bufif1 BUF0(D[0], I[0], E);
17     bufif1 BUF1(D[1], I[1], E);
18     bufif1 BUF2(D[2], I[2], E);
19     bufif1 BUF3(D[3], I[3], E);
20     bufif1 BUF4(D[4], I[4], E);
21     bufif1 BUF5(D[5], I[5], E);
22     bufif1 BUF6(D[6], I[6], E);
23     bufif1 BUF7(D[7], I[7], E);
24
25 endmodule

```

```


1 // Q2 Testbench
2
3 `include "eight_bit_buffer.v"
4 `timescale 1ns / 1ns
5
6 module tb();
7
8 // I/O
9 reg [7:0] I;
10 reg E;
11 wire [7:0] D;
12 integer i;
13
14 // GKTWAVE
15 initial begin : GKTWAVE
16     $dumpfile("tb.vcd");
17     $dumpvars(0,tb);
18 end
19
20 // Start-Up
21 initial begin : stimchecks
22     // Clear registers
23     I = 8'h00;
24
25     $display("EBB - EN OFF");
26     // Test Cycle w/ ENABLE OFF
27     E = 0;
28     for (i = 0; i < 8; i = i + 1) begin
29         // #10 I = 8'h00; // clear I
30         I[i] = 1;
31         $display("I = %b, D = %b", I, D);
32     end
33
34     $display("EBB - EN ON");
35     // Test Cycle w/ ENABLE ON
36     E = 1;
37     for (i = 0; i < 7; i = i + 1) begin
38         #10 I = 8'h00; // clear I
39         I[i] = 1;
40         $monitor("I = %b, D = %b", I, D); // $display caused lagging, just print when signal changes
41     end
42 end
43
44 // Instantiate Buffer
45 EightBitBuffer U1 (
46     .E(E),
47     .I(I),
48     .D(D)
49 );
50
51 );
52
53 endmodule

```

```

EBB - EN OFF
I = 00000001, D = ZZZZZZZZ
I = 00000011, D = ZZZZZZZZ
I = 00000111, D = ZZZZZZZZ
I = 00001111, D = ZZZZZZZZ
I = 00011111, D = ZZZZZZZZ
I = 00111111, D = ZZZZZZZZ
I = 01111111, D = ZZZZZZZZ
I = 11111111, D = ZZZZZZZZ
EBB - EN ON
I = 00000001, D = 00000001
I = 00000010, D = 00000010
I = 00000100, D = 00000100
I = 00001000, D = 00001000
I = 00010000, D = 00010000
I = 00100000, D = 00100000
I = 01000000, D = 01000000
PS C:\Users\Chase Lotito\Desktop

```



B:

```

≡ BidirectionalBuffer_8.v
1  // Chase Lotito - SIUC - ECE426
2  // HW 2 - Q2-B - 8-bit Bidirectional Buffer
3
4  module Bidirectional_Buffer_8 (
5      CE, SR, A, B, AOUT, BOUT
6  );
7
8  // I/O
9  input SR, CE;
10 input [7:0] A;
11 input [7:0] B;
12 output [7:0] AOUT;
13 output [7:0] BOUT;
14
15 // Intermediate Wires
16 wire upEnable;
17 wire downEnable;
18 wire _SR;
19
20 // Gate-level Model
21
22 // ~SR signal
23 not INV1(_SR, SR);
24
25 // SR and CE logic
26 and AND_upEnable(upEnable, SR, CE);
27 and AND_downEnable(downEnable, _SR, CE);
28
29 // _U for signals moving up
30 // _D for signals moving down
31 bufif1 AND0_U(BOUT[0], A[0], upEnable);
32 bufif1 AND1_U(BOUT[1], A[1], upEnable);
33 bufif1 AND2_U(BOUT[2], A[2], upEnable);
34 bufif1 AND3_U(BOUT[3], A[3], upEnable);
35 bufif1 AND4_U(BOUT[4], A[4], upEnable);
36 bufif1 AND5_U(BOUT[5], A[5], upEnable);
37 bufif1 AND6_U(BOUT[6], A[6], upEnable);
38 bufif1 AND7_U(BOUT[7], A[7], upEnable);
39 //-----
40 bufif1 AND0_D(AOUT[0], B[0], downEnable);
41 bufif1 AND1_D(AOUT[1], B[1], downEnable);
42 bufif1 AND2_D(AOUT[2], B[2], downEnable);
43 bufif1 AND3_D(AOUT[3], B[3], downEnable);
44 bufif1 AND4_D(AOUT[4], B[4], downEnable);
45 bufif1 AND5_D(AOUT[5], B[5], downEnable);
46 bufif1 AND6_D(AOUT[6], B[6], downEnable);
47 bufif1 AND7_D(AOUT[7], B[7], downEnable);
48
49
50 endmodule

```

```


1 // Testbench for Q2-B - Chase Lotito
2
3 `include "BidirectionalBuffer_8.v"
4 `timescale 1ns/1ns
5
6 module tb();
7
8 // I/O
9 reg SR, CE;
10 reg [7:0] A;
11 reg [7:0] B;
12 wire [7:0] AOUT;
13 wire [7:0] BOUT;
14
15 // GTKWAVE
16 initial begin : GTKWAVE
17     $dumpfile("tb.vcd");
18     $dumpvars(0, tb);
19 end
20
21 // Stimulus
22 initial begin : stimmychecks
23     // Not Enabled
24     SR = 0;
25     CE = 0;
26     A[7:0] = 8'hff;
27     B[7:0] = 8'hff;
28     #50;
29
30     //Upward Enabled
31     SR = 1;
32     CE = 1;
33     A[7:0] = 8'haa;
34     #50;
35
36     //Downward Enabled
37     SR = 0;
38     CE = 1;
39     B[7:0] = 8'haa;
40
41     #50 $finish;
42 end
43
44 // Display!
45 always @ (SR or CE or A or B) begin
46     #10 $display("SR = %b, CE = %b, A = {%b}, B = {%b} | AOUT = {%b}, BOUT = {%b} ", SR, CE, A, B, AOUT, BOUT);
47 end
48
49 Bidirectional_Buffer_8 bb8 (
50     .CE(CE),
51     .SR(SR),
52     .A(A),
53     .B(B),
54     .AOUT(AOUT),
55     .BOUT(BOUT)
56 );
57
58 endmodule

```

```

VCD info: dumpfile tb.vcd opened for output.
SR = 0, CE = 0, A = {11111111}, B = {11111111} | AOUT = {zzzzzzzz}, BOUT = {zzzzzzzz}
SR = 1, CE = 1, A = {10101010}, B = {11111111} | AOUT = {zzzzzzzz}, BOUT = {10101010}
SR = 0, CE = 1, A = {10101010}, B = {10101010} | AOUT = {10101010}, BOUT = {zzzzzzzz}
tb.v:41: $finish called at 150 (1ns)
PS C:\Users\cloti\OneDrive\Desktop\SCHOOL\STUC\SPRING 2024\426 - VLSI SYSTEMS\HW\HW2>

```

Q3

MinorityFunction.v


```
1 // Chase Lotito - SIUC - SP2024
2 // ECE426L - Chao Lu
3 // HW2 - Q3 - Minority Function
4
5 module MinorityFunction (
6     OUT, IN
7 );
8
9     // I/O
10    input [3:0] IN;
11    output OUT;
12
13    // Intermediary wires
14    wire a0, a1, a2, a3;
15    wire [3:0] _IN;
16
17    // Gate-level design
18    not INV0(_IN[0], IN[0]);
19    not INV1(_IN[1], IN[1]);
20    not INV2(_IN[2], IN[2]);
21    not INV3(_IN[3], IN[3]);
22
23    and AND0(a0, _IN[0], _IN[1], _IN[2], _IN[3]);
24    and AND1(a1, _IN[0], _IN[1], _IN[2], IN[3]);
25    and AND2(a2, _IN[0], _IN[1], IN[2], _IN[3]);
26    and AND3(a3, _IN[0], IN[1], _IN[2], _IN[3]);
27    and AND4(a4, IN[0], _IN[1], _IN[2], _IN[3]);
28
29    or OR0(OUT, a0, a1, a2, a3, a4);
30
31 endmodule
```

```

≡ tb.v
1  // Lotito - Q3 - Testbench
2
3  `include "MinorityFunction.v"
4  `timescale 1ns/1ns
5
6  module tb();
7
8  // I/O
9  reg [3:0] I;
10 wire O;
11
12 // GTKWAVE
13 initial begin : GTKWAVE
14     $dumpfile("tb.vcd");
15     $dumpvars(0,tb);
16 end
17
18 // STIMULUS
19 initial begin : stimmychecks
20     reg [4:0] stimmyVect;
21
22     for (stimmyVect = 0; stimmyVect < 16; stimmyVect = stimmyVect + 1)
23     |     #10 I[3:0] = stimmyVect;
24
25 end
26
27 // DISPLAY!
28 always @ ([I]) begin
29     $monitor("IN: {%b}, OUT: %b", I, O);
30 end
31
32 // Instantiate module
33 MinorityFunction U1 (
34     .OUT(O),
35     .IN(I)
36 );
37
38 endmodule

```

```
IN: {0001}, OUT: 1
IN: {0010}, OUT: 1
IN: {0011}, OUT: 0
IN: {0100}, OUT: 1
IN: {0101}, OUT: 0
IN: {0110}, OUT: 0
IN: {0111}, OUT: 0
IN: {1000}, OUT: 1
IN: {1001}, OUT: 0
IN: {1010}, OUT: 0
IN: {1011}, OUT: 0
IN: {1100}, OUT: 0
IN: {1101}, OUT: 0
IN: {1110}, OUT: 0
IN: {1111}, OUT: 0
PS C:\Users\ccloti\On
```



Q4

```
≡ EvenParityGenerator.v
1  // Chase Lotito - SIUC - SP2024
2  // ECE426 - Chao Lu
3  // HW2 - Q4 - Even Parity Generator
4
5  /*
6   | This approach is more ad hoc and not derived from a truth table
7   | 1) An XNOR gate is high only for all low inputs or even high inputs
8   | 2) Also send all inputs into OR gate to check if all zero
9   | 3) Send out of XNOR and out of OR into AND to get both even
10  | and at least one input high!
11  */
12
13  module EvenParityGenerator (
14  |    OP, I
15  |);
16
17  // I/O
18  input [7:0] I;
19  output OP;
20
21  // Intermediate wires
22  wire orOut; // output of OR gate
23  wire xnorOut; // output of XNOR gate
24
25  // Gate-Level Design
26  xnor XNOR(xnorOut, I[0], I[1], I[2], I[3], I[4], I[5], I[6], I[7]);
27  or OR(orOut, I[0], I[1], I[2], I[3], I[4], I[5], I[6], I[7]);
28  and AND(OP, orOut, xnorOut);
29
30
31  endmodule
```

```


tb.v
1  // Lotito - Q4 Testbench
2
3  `include "EvenParityGenerator.v"
4  `timescale 1ns/1ns
5
6  module tb();
7
8  // I/O
9  reg [7:0] I;
10 wire OP;
11
12 // GTKWAVE
13 initial begin
14     $dumpfile("tb.vcd");
15     $dumpvars(0,tb);
16 end
17
18 // Stimulus
19 initial begin : stimmychecks
20
21     // loop through all 256 inputs!
22     reg [8:0] iv;
23     for(iv = 0; iv < 256; iv=iv+1)
24         #10 I = iv;
25
26     #10 $finish; // break!
27 end
28
29 // Monitor and log changes in input
30 always@(I)
31     $monitor("I = {%b}, Parity: %b", I, OP);
32
33 // Initialize module
34 EvenParityGenerator U1 (
35     .OP(OP), .I(I)
36 );
37
38 endmodule

```

```

I = {11101111}, Parity: 0
I = {11110000}, Parity: 1
I = {11110001}, Parity: 0
I = {11110010}, Parity: 0
I = {11110011}, Parity: 1
I = {11110100}, Parity: 0
I = {11110101}, Parity: 1
I = {11110110}, Parity: 1
I = {11110111}, Parity: 0
I = {11111000}, Parity: 0
I = {11111001}, Parity: 1
I = {11111010}, Parity: 1
I = {11111011}, Parity: 0
I = {11111100}, Parity: 1
I = {11111101}, Parity: 0
I = {11111110}, Parity: 0
I = {11111111}, Parity: 1
tb.v:32: $finish called at 2570 (1ns)

```



Q5

MinTermRealization.v

```
1 // Chase Lotito - SIUC - SP2024
2 // ECE426 - Chao Lu
3 // HW 2 - Q5 - MIN(0,2,4,6,9,10,13,15)
4
5 // Using a KMAP we get  $OUT(A,B,C,D) = A'D' + AC'D + B'CD' + ABD$ 
6
7 module MinTermRealization (
8     OUT, IN
9 );
10
11 // I/O
12 input [3:0] IN; // the vector is flipped, I = [D, C, B, A]
13 output OUT;
14
15 // Connecting signals
16 wire and0, and1, and2, and3;
17 wire [3:0] _IN;
18
19 // Gate-level design
20 not NOT0(_IN[0], IN[0]);
21 not NOT1(_IN[1], IN[1]);
22 not NOT2(_IN[2], IN[2]);
23 not NOT3(_IN[3], IN[3]);
24
25 and AND0(and0, _IN[3], _IN[0]); // Level 1
26 and AND1(and1, IN[3], _IN[1], IN[0]);
27 and AND2(and2, _IN[2], IN[1], _IN[0]);
28 and AND3(and3, IN[3], IN[2], IN[0]);
29
30 or OR0(OUT, and0, and1, and2, and3); // OUTPUT
31
32 endmodule
```



tb.v

```
1 // Lotito - Q5 - Testbench
2
3 `include "MinTermRealization.v"
4 `timescale 1ns/1ns
5
6 module tb();
7
8 // I/O
9 reg [3:0] IN;
10 wire OUT;
11
12 // GTKWAVE
13 initial begin : GTKWAVE
14     $dumpfile("tb.vcd");
15     $dumpvars(0, tb);
16 end
17
18 initial begin : stim
19     reg [4:0] iv; // one extra bit so we catch when it overflows
20     // Send all 16 inputs to circuit
21     for(iv = 0; iv < 16; iv = iv + 1)
22         #20 IN = iv;
23     #20 $finish;
24 end
25
26 // Instantiate module
27 MinTermRealization U1 (
28     .OUT(OUT), .IN(IN)
29 );
30
31 // CONSOLE LOG
32 always @(IN or OUT) begin
33     $monitor("INPUT = {%b}, MINTERM = %d, OUT = %b", IN, IN, OUT);
34 end
35
36 endmodule
37
```

```

VCD info: dumpfile tb.vcd opened for output.
INPUT = {0000}, MINTERM = 0, OUT = 1
INPUT = {0001}, MINTERM = 1, OUT = 0
INPUT = {0010}, MINTERM = 2, OUT = 1
INPUT = {0011}, MINTERM = 3, OUT = 0
INPUT = {0100}, MINTERM = 4, OUT = 1
INPUT = {0101}, MINTERM = 5, OUT = 0
INPUT = {0110}, MINTERM = 6, OUT = 1
INPUT = {0111}, MINTERM = 7, OUT = 0
INPUT = {1000}, MINTERM = 8, OUT = 0
INPUT = {1001}, MINTERM = 9, OUT = 1
INPUT = {1010}, MINTERM = 10, OUT = 1
INPUT = {1011}, MINTERM = 11, OUT = 0
INPUT = {1100}, MINTERM = 12, OUT = 0
INPUT = {1101}, MINTERM = 13, OUT = 1
INPUT = {1110}, MINTERM = 14, OUT = 0
INPUT = {1111}, MINTERM = 15, OUT = 1
tb.v:23: $finish called at 340 (1ns)
PS C:\Users\Chase Lotito\Desktop\SIUC\SPRING

```



Q6

≡ CircuitImplementation.v

```
1  /*
2      Chase Lotito - SIUC - SP2024
3      ECE426 - Chao Lu
4      HW 2 - Q6 - Circuit Implementation
5  */
6
7  module CircuitImplementation (
8      Y, A, B, C, D
9  );
10
11  // I/O
12  input A, B, C, D;
13  output Y;
14
15  // Other connections
16  wire _D, na0, a0, xno0, o0, no0;
17
18  // Gate-Level Logic
19  not NOT0(_D, D);
20
21  nand NAND0(na0, A, B); // LEVEL 1
22  and AND0(a0, C, _D);
23
24  xnor XNOR0(xno0, na0, a0); // LEVEL 2
25
26  or OR0(o0, na0, xno0); // LEVEL 3
27  nor NOR0(no0, xno0, a0);
28
29  nor NOR1(Y, o0, no0); // OUTPUT
30
31  endmodule
```

```

1  /*
2  |   Chase Lotito - SIUC - SP2024
3  |   HW2- Q6 - Testbench
4  */
5
6  `include "CircuitImplementation.v"
7  `timescale 1ns/1ns
8
9  module tb();
10
11  // I/O
12  reg [3:0] I;
13  wire Y;
14
15  // Module Instantiation!
16  CircuitImplementation U1 (
17  |   .Y(Y), .A(I[0]), .B(I[1]), .C(I[2]), .D(I[3])
18  );
19
20  // GTKWAVE
21  initial begin : GTKWAVE
22  |   $dumpfile("tb.vcd");
23  |   $dumpvars(0, tb);
24  end
25
26  // Stimulus!
27  initial begin : STIMMYCHECKS
28  |   reg [4:0] iv;
29
30  |   // Assign input values 0 --> 15
31  |   for(iv = 0; iv < 16; iv = iv + 1)
32  |   |   #20 I = iv;
33
34  |   #10 $finish; // end stimmy
35  end
36
37  // Monitor and Console Log
38  always @(Y) begin
39  |   $monitor("%{A, B, C, D} = {%b%b%b%b}, Y = %b", I[0], I[1], I[2], I[3], Y);
40  end
41
42  endmodule

```

```

PS C:\Users\cloti\OneDrive\Desktop\SCH00
VCD info: dumpfile tb.vcd opened for out
{A, B, C, D} = {0000}, Y = 0
{A, B, C, D} = {1000}, Y = 0
{A, B, C, D} = {0100}, Y = 0
{A, B, C, D} = {1100}, Y = 0
{A, B, C, D} = {0010}, Y = 0
{A, B, C, D} = {1010}, Y = 0
{A, B, C, D} = {0110}, Y = 0
{A, B, C, D} = {1110}, Y = 1
{A, B, C, D} = {0001}, Y = 0
{A, B, C, D} = {1001}, Y = 0
{A, B, C, D} = {0101}, Y = 0
{A, B, C, D} = {1101}, Y = 0
{A, B, C, D} = {0011}, Y = 0
{A, B, C, D} = {1011}, Y = 0
{A, B, C, D} = {0111}, Y = 0
{A, B, C, D} = {1111}, Y = 0
tb.v:34: $finish called at 330 (1ns)
PS C:\Users\cloti\OneDrive\Desktop\SCH00

```

