ECE426 Homework 8

Pipelined 12-bit Subtractor

Chase A. Lotito, SIUC Undergraduate

Question

Write Verilog code for subtracting two 12-bit numbers in 2's complement. Subtract 6 bits at a time to pipeline your design.

The subtractor.v code below:

```
1
2
       Chase Lotito - SIUC
       ECE426 - HW8 - Pipelined Subtractor
3
4
5
   module subtractor (clk, n1, n2, subtract);
8
   // I/O
9
   input clk;
10
   input [11:0] n1;
   input [11:0] n2;
11
12
   output [12:0] subtract;
13
   reg [12:0] subtract;
14
   wire [12:0] signe_n1;
15
   wire [12:0] signe_n2;
16
17
18
   reg [12:0] twosc_n2;
   reg [12:0] n1_reg1;
19
20
   wire [6:0] sub_lsb;
21
22
   reg [6:0] sub_lsb_2;
   reg [12:6] twosc_n2_2;
24
   reg [12:6] n1_reg2;
25
26
   wire [12:6] sub_msb;
27
   wire [12:0] sub_next;
28
   assign signe_n1 = n1[11] ? {1'b1, n1} : {1'b0, n1}; // sign extend n1
   assign signe_n2 = n2[11] ? {1'b1, n2} : {1'b0, n2}; // sign extend n2
30
31
   always @ (posedge clk) // Pipeline 1, clk (1)
32
33
   begin
   twosc_n2 <= ~signe_n2 + 1'b1; // compute twos complement of signe_n2</pre>
   n1_reg1 <= signe_n1; // preserve n1</pre>
36 end
```

```
37
38
   assign sub_lsb = n1_reg1[5:0] + twosc_n2[5:0]; // Add least 6
       significant bits, sub_lsb [6] is the carry.
39
   always @ (posedge clk) //pipeline 1, clk (2), register LSB to continue
40
       addition of MSB.
   begin
41
   sub_lsb_2 <= sub_lsb; // preserve LSB sum, sum_lsb_2 [6] is the carry.</pre>
42
   twosc_n2_2 <= twosc_n2[12:6]; // preserve MSB of n2 for further
      processing.
   n1_reg2 <= n1_reg1[12:6]; // preserve MSB of n1_reg1</pre>
44
   end
45
46
47
   // Add msbs with carry.
   assign sub_msb = n1_reg2 + twosc_n2_2 + sub_lsb_2[6]; // add MSBs with
48
      carry
49
   assign sub_next = {sub_msb, sub_lsb_2[5:0]}; // put together MSB & LSB
      of the final result
50
   always @ (posedge clk) // Pipeline 2, clk (2), register the final
51
       result
52
   begin
   subtract <= sub_next;</pre>
53
54
   end
55
56 endmodule
```

The testbench:

```
// chase lotito - subtractor testbench for HW8
1
3
   `timescale lus / lus
   `include "subtractor.v"
4
  module tb();
6
7
8
   // GTKWAVE (waveform simulator)
   initial begin : GTKWAVE
9
       $dumpfile("tb.vcd");
10
       $dumpvars(0, tb);
11
   end
12
13
   // I/O
14
15
   reg clk;
  reg [11:0] n1, n2;
17 wire [12:0] subtract;
18
```

```
19 |// Initialize subtractor
   subtractor U1
21
22
        .clk(clk),
23
        .n1(n1),
24
        .n2(n2),
25
        .subtract(subtract)
26
   );
27
28
   initial begin : start
29
       clk = 1'b0;
30
   end
31
32
   // CLOCK
33
   always begin : clock
      #10 clk = ~clk;
34
35
   end
36
   // stimulus for subtract = n1 - n2
37
38
   initial begin : stimulus
39
       n1 <= 0;
       n2 <= 0;
40
41
        #10;
42
       n1 <= 10;
43
       n2 <= 5;
44
        #30;
45
       n1 <= 60;
       n2 <= 50;
46
        #100 $finish;
47
48
   end
49
50
   endmodule
```

This gives the following waveforms. As we can see the 3 following subtractions were computed: 0-0=0, 10-5=5, and 60-50=10.




Figure 1: Waveforms for pipelined 12-bit Subtractor