

ECE 426/516 Implementation of VLSI Systems with HDL

Homework #7 Design of Memory

Due date: April 8th, 2024, by 11:30pm

Please upload your solution to D2L

Question: A ROM can be used to multiply two binary numbers by splitting the address lines to accommodate the two numbers. Implement using Verilog such as a multiplier for multiplying two signed numbers, each of size 4 bits.

(a) Part of the Verilog code has been provided below. Complete the Verilog code and verify your results by simulation.

(b) Will this be an efficient implementation if used for two 8-bit, unsigned numbers? Discuss your reason.

// This ROM stores the product of two numbers n1 and n2. Both the numbers and "result" are in twos complement.

```
module rom (n1, n2, result);
```

```
input  [3:0] n1 ;      // Signed first number.
input  [3:0] n2 ;      // Signed second number.
output [7:0] result ;  // Result = n1 x n2.
```

```
wire [7:0] result ;
wire [3:0] n1_mag ;
wire [3:0] n2_mag ;
```

```
reg  [7:0] product ;
```

```
assign n1_mag = _____ ; // get magnitude of n1
assign n2_mag = _____ ; // get magnitude of n2
```

```
always @ (n1_mag or n2_mag)
```

```
begin
```

```
case ({n1_mag, n2_mag})
```

```
17 : product = _____ ;
```


____: product = ____ ;

97: product = ____ ;

____: product = ____ ;

____: product = ____ ;

____: product = ____ ;

____: product = ____ ;

____: product = ____ ;

____: product = ____ ;

____: product = ____ ;

113: product = ____ ;

____: product = ____ ;

____: product = ____ ;

____: product = ____ ;

____: product = ____ ;

____: product = ____ ;

____: product = ____ ;

____: product = ____ ;

129: product = ____ ;

____: product = ____ ;

____: product = ____ ;

____: product = ____ ;

____: product = ____ ;

____: product = ____ ;

____: product = ____ ;

____: product = ____ ;

default : product = 0 ; // Clear the result.

endcase

end

assign result = _____ ;

endmodule

