

ECE426 HW7

ROM Signed Multiplication

Chase A. Lotito, *SIUC Undergraduate*

Question

A ROM can be used to multiply two binary numbers by splitting the address lines to accommodate the two numbers. Implement using Verilog such as a multiplier for multiplying two signed numbers, each of size 4 bits.

Part A.

The solution code is provided below.

```
1 // Chase Lotito - SIUC - Spring 2024
2 // ECE426 - HW7
3
4 module rom (n1, n2, result);
5
6 input [3:0] n1 ; // first signed Number
7 input [3:0] n2 ; // second signed Number
8 output [7:0] result ; // Result = n1 x n2.
9 wire [7:0] result ;
10 wire [3:0] n1_mag ;
11 wire [3:0] n2_mag ;
12 reg [7:0] product ;
13
14 // converting from 2's comp
15 // gameplan:
16 // - check if positive
17 //   - if yes, just assign
18 //   - if no, find twos complement
19 assign n1_mag = (n1[3] == 0) ? n1 : (~n1 + 1); // get magnitude of n1
20 assign n2_mag = (n2[3] == 0) ? n2 : (~n2 + 1); // get magnitude of n2
21
22 always @ (n1_mag or n2_mag) begin
23     case ({n1_mag, n2_mag})
24         // 1 * n2_mag
25         17 : product = 1;
26         18 : product = 2;
27         19 : product = 3;
28         20 : product = 4;
29         21 : product = 5;
30         22 : product = 6;
31         23 : product = 7;
32         24 : product = 8;
33         // 2 * n2_mag
34         33: product = 2;
```

```

35      34: product = 4;
36      35: product = 6;
37      36: product = 8;
38      37: product = 10;
39      38: product = 12;
40      39: product = 14;
41      40: product = 16;
42      // 3 * n2_mag
43      49: product = 3;
44      50: product = 6;
45      51: product = 9;
46      52: product = 12;
47      53: product = 15;
48      54: product = 18;
49      55: product = 21;
50      56: product = 24;
51      // 4 * n2_mag
52      65: product = 4;
53      66: product = 8;
54      67: product = 12;
55      68: product = 16;
56      69: product = 20;
57      70: product = 24;
58      71: product = 28;
59      72: product = 32;
60      // 5 * n2_mag
61      81 : product = 5;
62      82: product = 10;
63      83: product = 15;
64      84: product = 20;
65      85: product = 25;
66      86: product = 30;
67      87: product = 35;
68      88: product = 40;
69      // 6 * n2_mag
70      97 : product = 6;
71      98: product = 12;
72      99: product = 18;
73      100: product = 24;
74      101: product = 30;
75      102: product = 36;
76      103: product = 42;
77      104: product = 48;
78      // 7 * n2_mag
79      113: product = 7;
80      114: product = 14;

```

```

81         115: product = 21;
82         116: product = 28;
83         117: product = 35;
84         118: product = 42;
85         119: product = 49;
86         120: product = 56;
87         // 8 * n2_mag
88         129: product = 8;
89         130: product = 16;
90         131: product = 24;
91         132: product = 32;
92         133: product = 40;
93         134: product = 48;
94         135: product = 56;
95         136: product = 64;
96         default : product = 0 ; // Clear the result.
97     endcase
98 end
99
100 // check if result should be signed or not via xnor
101 // if + then give positive product
102 // if - then give negative product
103 assign result = ~(n1[3] == 1 ^ n2[3] == 1) ? product : (~product + 1)
104 ;
105 endmodule

```

The testbench.

```

1 // Chase Lotito - HW7 Testbench
2
3 `timescale 1ns / 1ns
4 `include "q1.v"
5
6 module tb();
7
8     initial begin
9         $dumpfile("tb.vcd");
10        $dumpvars(0, tb);
11    end
12
13    // I/O
14    reg [3:0] n1, n2;
15    wire [7:0] result;
16    reg [8:0] invect;
17
18    // Start-up procedures:

```

```

19 initial begin
20     for (invect = 0; invect < 256; invect = invect + 1)
21     begin
22         {n1, n2} = invect[7:0];
23
24         // Display
25         #10 $display ("[n1]: %b, [n2]: %b, [result]: %b", n1, n2,
26                     result);
27     end
28 end
29 // Initialize modules!
30 rom U1 (
31     .n1(n1),
32     .n2(n2),
33     .result(result)
34 );
35
36 endmodule

```

This Verilog code first finds the magnitudes of the signed 4-bit numbers $n1$ and $n2$. A ternary operator assigns the numbers themselves if positive, and their 2's complement if negative.

Then a large and cumbersome case statement finds the product given what the entire 8-bit $|n1|, |n2|$ looks like. For example, if $|n1|, |n2| = 54$, then $(54)_{10} = (0011\ 0110)_2$. If we split $0011\ 0110$ into two binary numbers $|n1| = (0011)_2$ and $|n2| = (0110)_2$, and their product $|n1||n2| = 3 \times 6 = 18$.

From this product, we then use another ternary statement (using XNOR) to assign the positive or negative product by checking against the sign bits. Figure 1 shows a snippet of the simulation where $n1 = (1111)_2$, which is -1 . The first half of the products are correctly negative, as $n1 < 0$ and $n2 < 0$. Then, the second half of the products are positive, as $n1, n2 < 0$.

```

[n1]: 1111, [n2]: 0000, [result]: 00000000
[n1]: 1111, [n2]: 0001, [result]: 11111111
[n1]: 1111, [n2]: 0010, [result]: 11111110
[n1]: 1111, [n2]: 0011, [result]: 11111101
[n1]: 1111, [n2]: 0100, [result]: 11111100
[n1]: 1111, [n2]: 0101, [result]: 11111011
[n1]: 1111, [n2]: 0110, [result]: 11111010
[n1]: 1111, [n2]: 0111, [result]: 11111001
[n1]: 1111, [n2]: 1000, [result]: 00001000
[n1]: 1111, [n2]: 1001, [result]: 00000111
[n1]: 1111, [n2]: 1010, [result]: 00000110
[n1]: 1111, [n2]: 1011, [result]: 00000101
[n1]: 1111, [n2]: 1100, [result]: 00000100
[n1]: 1111, [n2]: 1101, [result]: 00000011
[n1]: 1111, [n2]: 1110, [result]: 00000010
[n1]: 1111, [n2]: 1111, [result]: 00000001

```

Figure 1: Display log for ROM, $n1 = -1$

Part B.

This implementation already is pretty inefficient for two 4-bit numbers, so for two 8-bit numbers would be very tedious.

For a 4-bit 2's complement number system, you can represent -8 to 7. However, a 8-bit 2's complement number system can represent -128 to 127.

The case-statement method requires the engineer to individually compute the product magnitude for every single possibility, which for two 8-bit numbers would require 16 times more statements to complete as compared to the 4-bit implementation.

The problem statement does say for unsigned numbers, and this implementation is inefficient for both signed and unsigned numbers.