Arithmetic Circuit Designs with Pipelines

Verilog Lab 6

Chase A. Lotito, SIUC Undergraduate

Section A: 16-bit adder without pipelining.

```
// chase lotito - ece426 lab 6 - adder a
1
   // Addition of two 16 bits, 2's complement nos., n1 and n2. All the 16
3
        bits addition at one stroke without any pipeline.
   // Result is 17 bits.
4
   `timescale lus / lus
6
7
   module adder_a (clk, n1, n2, sum);
9
   // i/o
10
   input clk;
11
   input [15:0] n1, n2;
13
   output [16:0] sum ;
15
   reg [16:0] sum;
16
   |wire [16:0] sum_i;
17
   assign sum_i = {n1[15], n1} + {n2[15], n2};  // Add after sign
18
      extension - Result (i).
19
20
   // Frequency of operation is not relevant since this is a combination
      circuit.
   // Pipeline 1, clk (1), register final result (i).
   always @ (posedge clk) begin
23
       sum <= sum_i;</pre>
24
   end
25
26
   endmodule
```

```
// Test bench for adder_a design

define CLKPERIODBY2 5 // Operate at 50 MHz.

timescale lus / lus
include "adder_a.v" // This is the design.

module adder_a_testbench;
```

```
10
  reg clk;
11
   reg [15:0] n1;
   reg [15:0] n2;
12
   wire [16:0] sum;
13
14
   adder_a U1 (.clk(clk), .n1(n1), .n2(n2), .sum(sum) );
15
16
   // GTKWAVE (waveform simulator)
17
18
   initial begin : GTKWAVE
        $dumpfile("adder_a.vcd");
19
20
        $dumpvars(0, adder_a_testbench);
21
   end
22
23
   initial begin // Apply different sets of inputs.
24
       clk = 1'b0; n1 = 16'h0; n2 = 16'h0;
25
26
        #10 n1 = 16'h0001; n2 = 16'h0101;
27
        #10 n1 = 16'h0fff; n2 = 16'h0fff;
        #10 n1 = 16'h7fff; n2 = 16'h7fff;
28
29
        #10 n1 = 16'h8000; n2 = 16'h8000;
30
        #10 n1 = 16'h0001; n2 = 16'h0001;
31
        #10 n1 = 16'hffff; n2 = 16'h0001;
32
        #10 n1 = 16'h7fff; n2 = 16'h7fff;
33
       #10 n1 = 16'h5555; n2 = 16'haaaa;
34
       #10 n1 = 16'h0000; n2 = 16'h0000;
35
36
        #20 $finish;
37
   end
38
   initial $monitor("[%0t us] clk =%b n1 = %h n2 = %h sum = %h", $time,
39
       clk, n1, n2, sum);
40
   always #`CLKPERIODBY2 clk <= ~clk; // Toggle the clock.</pre>
41
42
43
   endmodule
```

Section B: 16-bit adder with pipelining.

```
// chase lotito - ece426 lab 6 - adder b
// Addition of two 16 bit, 2's complement nos., n1 and n2. 8 bits
addition at a time. Result is 17 bits.

module adder_b (clk, n1, n2, sum);
```

```
6 |// i/o
   input clk;
   input [15:0] n1;
   input [15:0] n2;
9
10
   output [16:0] sum;
11
   reg [16:0] sum;
12
   wire [8:0] sum_LSB;
13
   reg [8:0] sum_LSB_1;
14
15
16
   reg [15:8] n1_reg1;
17
   reg [15:8] n2_reg1;
19
   wire [16:8] sum_MSB;
20
   wire [16:0] sum_next;
21
   assign sum_LSB = n1[7:0] + n2[7:0]; // Add least significant byte.
       sum_LSB [8] is the carry.
23
   always @ (posedge clk) // Pipeline 1, clk (1), register LSB to
24
       continue addition of MSB.
25
   begin
       sum_LSB_1 <= sum_LSB;</pre>
26
                                 // Preserve LSB sum
27
                                 // Preserve MSBs
       n1_reg1 <= n1[15:8];
28
       n2_{reg1} \le n2[15:8];
29
   end
30
   // Extend sign & add msbs with carry.
31
32
   assign sum_MSB = {n1_reg1[15], n1_reg1[15:8]} + {n2_reg1[15], n2_reg1
       [15:8]} + sum_LSB_1 [8];// Add MSBs with carry.
33
   assign sum_next = {sum_MSB, sum_LSB_1 [7:0]};
34
   always @ (posedge clk)// Pipeline 2, clk (2), register result.
35
36
   begin
37
       sum <= sum_next;</pre>
38
   end
39
   endmodule
```

```
// chase lotito - ece426 adder_b testbench

define CLKBYPERIOD2 5// Operate at 50 MHz.
include "adder_b.v" // This is the design.

module adder_b_testbench;
```

```
8
  reg clk;
   reg [15:0] n1;
10
   reg [15:0] n2;
11
12
   wire [16:0] sum;
13
   adder_b U1 (.clk(clk), .n1(n1), .n2(n2), .sum(sum));
14
15
16
   initial begin// Apply different sets of inputs.
    clk = 1'b0; n1 = 16'h0; n2 = 16'h0;
17
18
19
    #10 n1 = 16'h0001; n2 = 16'h0101;
20
    #10 n1 = 16'h0fff; n2 = 16'h0fff;
    #10 n1 = 16'h7fff; n2 = 16'h7fff;
21
22
    #10 n1 = 16'h8000; n2 = 16'h8000;
23
    #10 n1 = 16'h0001; n2 = 16'h0001;
24
    #10 n1 = 16'hffff; n2 = 16'h0001;
    #10 n1 = 16'h7fff; n2 = 16'h7fff;
25
26
    #10 n1 = 16'h5555; n2 = 16'haaaa;
27
    #10 n1 = 16'h0000; n2 = 16'h0000;
28
29
    #10 $stop;
30
    $finish;
31
   end
32
33
   initial $monitor("[%0t us] clk =%b n1 = %h n2 = %h sum = %h", $time,
       clk, n1, n2, sum);
34
   always #`CLKBYPERIOD2 clk <= ~clk;// Toggle the clock.</pre>
35
36
37
   endmodule
```