

Part A:

```
Chase Lotito - SIUC - SP2024
     HW3 - Q3 - Clock Generation
     `timescale 1ns / 1ns
     module clock();
     parameter TON = 10;
     parameter TOFF = 20;
     initial begin : GTKWAVE
         $dumpfile("clock.vcd");
         $dumpvars(0, clk);
     reg clk;
26
     always begin
         clk = 0;
         #TOFF clk = 1;
         #TON clk = 0;
     always @(posedge clk) begin
         #200 $finish;
     endmodule
```



This clock has TON=10ns and TOFF=20ns, and here the duty cycle is 33.3%. The only way to get a 50% duty cycle is to make TON = TOFF.

```
+ : B
                              timescale 1ns / 1ns
                              module clock();
                              // Duty Cycle Parameters
                              parameter TON = 10;
                              parameter TOFF = 20;
                              parameter cycles = 10;
                              initial begin : GTKWAVE
                                  $dumpfile("clock.vcd");
                                  $dumpvars(0, clk);
                              reg clk;
                        26
                              initial begin
                                  repeat(cycles) begin
                                      clk = 0;
                                      #TOFF
                                      clk = 1;
                                      #TON
                                      clk = 0;
                        37
                              endmodule
     Time
     clk
```

```
Q3 > F dbClkv
       module DoubleClock();
      // Duty Cycle Parameters (50%, 10 cycles)
parameter TON1 = 10;
       parameter TOFF1 = 10;
       parameter TON2 = 20;
       parameter TOFF2 = 20;
       parameter cycles1 = 20;
       parameter cycles2 = 10;
       parameter phase = 5;
       // let me see the signals! initial begin : GTKWAVE
          $dumpfile("clock2.vcd");
           $dumpvars(0, DoubleClock);
       reg clk1, clk2;
               clk1 = 0;
                #TOFF1
               #TON1
               clk1 = 0;
       initial begin
    // Setting clock duty cycle
            #phase
            repeat(cycles2) begin
               c1k2 = 0;
                #TOFF2
                c1k2 = 1;
                #TON2
                c1k2 = 0;
       endmodule
```




TO4/ Short answer questions

(A) Why is it better to use case startement over restal if -else?

Case statements synthesize as multiplexers that give no priority to input cases, and nested if else statements synthesize as conglicated multiple-level combinational logic of priorities. This means cover-statement circuits have the smaller propagation delay as the logic is come in parallel.

#50 A=1)

(B) Wave forms of A and B if initially A=0, B=1?



(C) Explain the difference blue == and === operators.

== is the logic equality operator, and === is the case equality operator. Both test equality.

They differ in how they deal with unknown (x) and high impedance states (2).

== treats "x equality =" as unknown (x)

(i.e., x == 2 -> x and equal!)

(i.e. x==s = > FALSE)