	✓
■ Due date	@February 5, 2024
≡ STUDENT	CHASE LOTITO
∷ TYPE	PROBLEM SET

Q1

A:

```
module mux21_gate(SEL, A, B, OUT);
10
         // Initialize I/O
         input SEL, A, B;
11
         output OUT;
12
13
         // Intermediate Signals
14
         wire inv1, a1, a2;
15
16
17
         // Gate-Level Instantiation
         not INV (inv1, SEL);
18
19
         and AND1 (a1, A, inv1);
         and AND2 (a2, B, SEL);
20
         or OR2 (OUT, a1, a2);
21
22
     endmodule
23
```

B:

C:

```
≡ mux21_always.v
      // Chase Lotito - SIUC
      // Q1-C
          // 2:1 Mux - Always Procedure Block
      module mux21_always ( SEL, A, B, OUT );
          // I/O
          input SEL, A, B;
          output OUT;
10
          // Procedural
11
12
          reg OUT;
13
          // Always Block Approach
14
          always @(SEL or A or B) begin
15
16
              if(SEL)
17
                  OUT = B;
18
              else
                  OUT = A;
19
          end
20
21
22
      endmodule
```


```
Q2
A:
```

```
    eight_bit_buffer.v

     // Chase Lotito - SIUC
 1
      // 02
          // Tristate buffer with Primivitives
          // EIGHT BIT BUFFER
      module EightBitBuffer ( E, I, D );
          // I/O
          input E;
          input [7:0] I;
10
          output [7:0] D;
11
12
13
          // Note I don't need intermediate wires!
14
          // Instantiate the buffers!
15
          bufif1 BUF0(D[0], I[0], E);
16
          bufif1 BUF1(D[1], I[1], E);
17
          bufif1 BUF2(D[2], I[2], E);
18
          bufif1 BUF3(D[3], I[3], E);
19
          bufif1 BUF4(D[4], I[4], E);
20
          bufif1 BUF5(D[5], I[5], E);
21
          bufif1 BUF6(D[6], I[6], E);
22
23
          bufif1 BUF7(D[7], I[7], E);
24
      endmodule
25
```

```
'include "eight_bit_buffer.v"
'timescale 1ns / 1ns
module tb();
reg [7:0] I;
reg E;
wire [7:0] D;
initial begin : GKTWAVE
    $dumpfile("tb.vcd");
    $dumpvars(0,tb);
initial begin : stimmichecks
  // Clear registers
  I = 8'h00;
    $display("EBB - EN OFF");
    for (i = 0; i < 8; i = i + 1) begin
         I[i] = 1;
         $display("I = %b, D = %b", I, D);
    $display("EBB - EN ON");
    for (i = 0; i < 7; i = 1 + i) begin
         #10 I = 8'h00; // clear I
         I[i] = 1;
         $monitor("I = %b, D = %b", I, D); //$display caused lagging, just print when signal changes
     end
EightBitBuffer U1 (
     .I(I),
     .D(D)
endmodule
```


```
EBB - EN OFF
I = 00000001, D = ZZZZZZZZ
I = 00000011, D = ZZZZZZZZ
I = 00000111, D = ZZZZZZZZ
I = 00001111, D = ZZZZZZZZ
I = 00011111, D = ZZZZZZZZZ
I = 001111111, D = ZZZZZZZZZ
I = 011111111, D = ZZZZZZZZZ
I = 111111111, D = ZZZZZZZZZ
EBB - EN ON
I = 00000001, D = 00000001
I = 00000010, D = 00000010
I = 00000100, D = 00000100
I = 00001000, D = 00001000
I = 00010000, D = 00010000
I = 00100000, D = 00100000
I = 01000000, D = 01000000
PS C:\Users\Chase Lotito\Deskt
```



B:

```
≡ BidirectionalBuffer 8.v
     // Chase Lotito - SIUC - ECE426
     module Bidirectional Buffer 8 (
         CE, SR, A, B, AOUT, BOUT
     // I/O
      input SR, CE;
     input [7:0] A;
     input [7:0] B;
     output [7:0] AOUT;
     output [7:0] BOUT;
     wire upEnable;
     wire downEnable;
     wire _SR;
     // Gate-level Model
     // ~SR signal
     not INV1(_SR, SR);
     and AND upEnable(upEnable, SR, CE);
     and AND_downEnable(downEnable, _SR, CE);
      // _U for signals moving up
      // _D for signals moving down
     bufif1 ANDO_U(BOUT[0], A[0], upEnable);
     bufif1 AND1_U(BOUT[1], A[1], upEnable);
     bufif1 AND2_U(BOUT[2], A[2], upEnable);
34
     bufif1 AND3_U(BOUT[3], A[3], upEnable);
     bufif1 AND4_U(BOUT[4], A[4], upEnable);
     bufif1 AND5_U(BOUT[5], A[5], upEnable);
     bufif1 AND6_U(BOUT[6], A[6], upEnable);
     bufif1 AND7_U(BOUT[7], A[7], upEnable);
     bufif1 AND0_D(AOUT[0], B[0], downEnable);
     bufif1 AND1_D(AOUT[1], B[1], downEnable);
     bufif1 AND2_D(AOUT[2], B[2], downEnable);
     bufif1 AND3_D(AOUT[3], B[3], downEnable);
     bufif1 AND4_D(AOUT[4], B[4], downEnable);
     bufif1 AND5_D(AOUT[5], B[5], downEnable);
      bufif1 AND6_D(AOUT[6], B[6], downEnable);
      bufif1 AND7_D(AOUT[7], B[7], downEnable);
      endmodule
```

```
≣ tb.v
     module tb();
     reg SR, CE;
     reg [7:0] A;
     reg [7:0] B;
     wire [7:0] BOUT;
      initial begin : GTKWAVE
         $dumpfile("tb.vcd");
         $dumpvars(0, tb);
      initial begin : stimmychecks
         A[7:0] = 8'hff;
B[7:0] = 8'hff;
          A[7:0] = 8'haa;
         B[7:0] = 8'haa;
         #50 $finish;
      always @ (SR or CE or A or B) begin
      #10 $display("SR = %b, CE = %b, A = {%b}, B = {%b} | AOUT = {%b}, BOUT = {%b} ", SR, CE, A, B, AOUT, BOUT);
          .AOUT(AOUT),
     endmodule
```



Q3

```
■ MinorityFunction.v
     // Chase Lotito - SIUC - SP2024
     // ECE426L - Chao Lu
     // HW2 - Q3 - Minority Function
 5 ∨ module MinorityFunction (
          OUT, IN
 7 × );
          // I/O
         input [3:0] IN;
10
11
          output OUT;
12
13
          // Intermediary wires
         wire a0, a1, a2, a3;
14
         wire [3:0] _IN;
15
16
17
          // Gate-level design
18
          not INV0(_IN[0], IN[0]);
          not INV1(_IN[1], IN[1]);
19
20
          not INV2( IN[2], IN[2]);
21
          not INV3( IN[3], IN[3]);
22
23
          and AND0(a0, _IN[0], _IN[1], _IN[2], _IN[3]);
          and AND1(a1, _IN[0], _IN[1], _IN[2], IN[3]);
24
25
          and AND2(a2, _IN[0], _IN[1], IN[2], _IN[3]);
          and AND3(a3, IN[0], IN[1], IN[2], IN[3]);
26
          and AND4(a4, IN[0], IN[1], IN[2], IN[3]);
27
28
29
          or ORO(OUT, a0, a1, a2, a3, a4);
30
      endmodule
31
```

```
≣ tb.v
      `include "MinorityFunction.v"
     `timescale 1ns/1ns
     module tb();
     // I/O
     reg [3:0] I;
     wire O;
11
     // GTKWAVE
12
     initial begin : GTKWAVE
          $dumpfile("tb.vcd");
          $dumpvars(0,tb);
      end
     // STIMULUS
      initial begin : stimmychecks
          reg [4:0] stimmyVect;
          for (stimmyVect = 0; stimmyVect < 16; stimmyVect = stimmyVect + 1)</pre>
              #10 I[3:0] = stimmyVect;
      end
      // DISPLAY!
     always @ (I) begin
28
         $monitor("IN: {%b}, OUT: %b", I, 0);
      end
      // Instantiate module
      MinorityFunction U1 (
          .OUT(0),
          .IN(I)
      );
      endmodule
```

```
IN: {0001},
            OUT:
            OUT:
IN: {0010},
                  1
IN: {0011},
            OUT:
                  0
IN: {0100},
            OUT:
                  1
            OUT:
IN: {0101},
                  0
IN: {0110}, OUT:
                  0
IN: {0111},
            OUT:
                  0
IN: {1000},
            OUT:
                  1
IN: {1001}, OUT:
                  0
IN: {1010},
            OUT:
                  0
IN: {1011}, OUT:
                  0
IN: {1100}, OUT:
                  0
IN: {1101}, OUT:
                  0
IN: {1110}, OUT:
                  0
IN: {1111}, OUT:
PS C:\Users\cloti\On
```

Signals	Waves																
Time		10 ns	20	ns 30	ns 40	ns 50	ns 60	ns 70	ns 80 1	ns 90	ns 100	ns 110 :	ns 120	ns 130 :	ıs 140 r	ıs 150 r	
OUT																	
IN[3:0]	XXXX	0000		0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110

```
■ EvenParityGenerator.v
      // Chase Lotito - SIUC - SP2024
     // HW2 - Q4 - Even Parity Generator
              2) Also send all inputs into OR gate to check if all zero
     module EvenParityGenerator (
         OP, I
      );
      input [7:0] I;
     output OP;
     // Intermediate wires
     wire orOut; // output of OR gate
     wire xnorOut; // output of XNOR gate
      xnor XNOR(xnorOut, I[0], I[1], I[2], I[3], I[4], I[5], I[6], I[7]);
     or OR(orOut, I[0], I[1], I[2], I[3], I[4], I[5], I[6], I[7]);
      and AND(OP, orOut, xnorOut);
      endmodule
```

```
≣ tb.v
     // Lotito - Q4 Testbench
      `include "EvenParityGenerator.v"
     `timescale 1ns/1ns
     module tb();
     // I/0
     reg [7:0] I;
     wire OP;
11
     // GTKWAVE
12
13
     initial begin
          $dumpfile("tb.vcd");
15
          $dumpvars(0,tb);
      end
17
     // Stimulus
     initial begin : stimmychecks
21
          // loop through all 256 inputs!
22
          reg [8:0] iv;
          for(iv = 0; iv < 256; iv=iv+1)
             #10 I = iv;
25
          #10 $finish; // break!
     end
      // Monitor and log changes in input
     always@(I)
          $monitor("I = {%b}, Parity: %b", I, OP);
      // Initialize module
      EvenParityGenerator U1 (
          .0P(OP), .I(I)
      );
      endmodule
```

```
I = \{11101111\}, Parity: 0
I = \{11110000\}, Parity: 1
I = \{11110001\}, Parity: 0
I = \{11110010\}, Parity: 0
I = \{11110011\}, Parity: 1
I = \{11110100\}, Parity: 0
I = \{11110101\}, Parity: 1
I = \{11110110\}, Parity: 1
I = \{11110111\}, Parity: 0
I = \{111111000\}, Parity: 0
I = \{111111001\}, Parity: 1
I = \{111111010\}, Parity: 1
I = \{111111011\}, Parity: 0
I = \{111111100\}, Parity: 1
I = \{111111101\}, Parity: 0
I = \{111111110\}, Parity: 0
I = {11111111}, Parity: 1
tb.v:32: $finish called at 2570 (1ns)
```




Q5

```
■ MinTermRealization.v

     // Chase Lotito - SIUC - SP2024
     // ECE426 - Chao Lu
     // HW 2 - Q5 - MIN(0,2,4,6,9,10,13,15)
     // Using a KMAP we get OUT(A,B,C,D) = A'D' + AC'D + B'CD' + ABD
     module MinTermRealization (
         OUT, IN
      );
11
12
     input [3:0] IN; // the vector is flipped, I = [D, C, B, A]
13
     output OUT;
15
     // Connecting signals
     wire and0, and1, and2, and3;
     wire [3:0] _IN;
     // Gate-level design
     not NOT0(_IN[0], IN[0]);
21
     not NOT1(_IN[1], IN[1]);
     not NOT2(_IN[2], IN[2]);
     not NOT3(_IN[3], IN[3]);
     and AND0(and0, _IN[3], _IN[0]); // Level 1
     and AND1(and1, IN[3], _IN[1], IN[0]);
     and AND2(and2, _IN[2], IN[1], _IN[0]);
      and AND3(and3, IN[3], IN[2], IN[0]);
     or ORO(OUT, and0, and1, and2, and3); // OUTPUT
     endmodule
```

```
≣ tb.ν
     `include "MinTermRealization.v"
     `timescale 1ns/1ns
     module tb();
     // I/O
     reg [3:0] IN;
     wire OUT;
11
12
     // GTKWAVE
     initial begin : GTKWAVE
         $dumpfile("tb.vcd");
          $dumpvars(0, tb);
     end
      initial begin : stim
         reg [4:0] iv; // one extra bit so we catch when it overflows
         for(iv = 0; iv < 16; iv = iv + 1)
             #20 IN = iv;
         #20 $finish;
     end
     // Instantiate module
     MinTermRealization U1 (
         .OUT(OUT), .IN(IN)
     );
     // CONSOLE LOG
     always @(IN or OUT) begin
         $monitor("INPUT = {%b}, MINTERM = %d, OUT = %b", IN, IN, OUT);
     end
     endmodule
```

```
VCD info: dumpfile tb.vcd opened for output.
INPUT = \{0000\}, MINTERM = 0, OUT = 1
INPUT = \{0001\}, MINTERM = 1, OUT = 0
INPUT = \{0010\}, MINTERM = 2, OUT = 1
INPUT = \{0011\}, MINTERM = 3, OUT = 0
INPUT = \{0100\}, MINTERM = 4, OUT = 1
INPUT = \{0101\}, MINTERM = 5, OUT = 0
INPUT = \{0110\}, MINTERM = 6, OUT = 1
INPUT = \{0111\}, MINTERM = 7, OUT = 0
INPUT = \{1000\}, MINTERM = 8, OUT = 0
INPUT = \{1001\}, MINTERM = 9, OUT = 1
INPUT = \{1010\}, MINTERM = 10, OUT = 1
INPUT = \{1011\}, MINTERM = 11, OUT = 0
INPUT = \{1100\}, MINTERM = 12, OUT = 0
INPUT = \{1101\}, MINTERM = 13, OUT = 1
INPUT = \{1110\}, MINTERM = 14, OUT = 0
INPUT = \{1111\}, MINTERM = 15, OUT = 1
tb.v:23: $finish called at 340 (1ns)
PS C:\Users\Chase Lotito\Desktop\SIUC\SPRING
```



Q6

```
≡ CircuitImplementation.v
          Chase Lotito - SIUC - SP2024
          ECE426 - Chao Lu
          HW 2 - Q6 - Circuit Implementation
      module CircuitImplementation (
         Y, A, B, C, D
      );
10
     // I/O
11
     input A, B, C, D;
12
13
     output Y;
14
15
     // Other connections
16
     wire _D, na0, a0, xno0, o0, no0;
17
18
     // Gate-Level Logic
     not NOT0(_D, D);
19
20
     nand NAND0(na0, A, B); // LEVEL 1
21
22
     and AND0(a0, C, _D);
23
24
      xnor XNOR0(xno0, na0, a0); // LEVEL 2
25
     or ORO(o0, na0, xno0); // LEVEL 3
26
      nor NOR0(no0, xno0, a0);
27
28
      nor NOR1(Y, o0, no0); // OUTPUT
29
30
      endmodule
31
```

```
≣ tb.v
          Chase Lotito - SIUC - SP2024
      `include "CircuitImplementation.v"
     `timescale 1ns/1ns
     module tb();
     // I/O
     reg [3:0] I;
     wire Y;
     CircuitImplementation U1 (
          .Y(Y), .A(I[0]), .B(I[1]), .C(I[2]), .D(I[3])
     );
     initial begin : GTKWAVE
          $dumpfile("tb.vcd");
          $dumpvars(0, tb);
     initial begin : STIMMYCHECKS
         reg [4:0] iv;
          for(iv = 0; iv < 16; iv = iv + 1)
             #20 I = iv;
          #10 $finish; // end stimmy
     end
     always @(Y) begin
          monitor("{A, B, C, D} = {\%b\%b\%b\%b}, Y = \%b", I[0], I[1], I[2], I[3], Y);
39
     endmodule
```

```
PS C:\Users\cloti\OneDrive\Desktop\SCHOO
VCD info: dumpfile tb.vcd opened for out
\{A, B, C, D\} = \{0000\}, Y = 0
\{A, B, C, D\} = \{1000\}, Y = 0
\{A, B, C, D\} = \{0100\}, Y = 0
\{A, B, C, D\} = \{1100\}, Y = 0
\{A, B, C, D\} = \{0010\}, Y = 0
\{A, B, C, D\} = \{1010\}, Y = 0
\{A, B, C, D\} = \{0110\}, Y = 0
\{A, B, C, D\} = \{1110\}, Y = 1
\{A, B, C, D\} = \{0001\}, Y = 0
\{A, B, C, D\} = \{1001\}, Y = 0
\{A, B, C, D\} = \{0101\}, Y = 0
\{A, B, C, D\} = \{1101\}, Y = 0
\{A, B, C, D\} = \{0011\}, Y = 0
\{A, B, C, D\} = \{1011\}, Y = 0
\{A, B, C, D\} = \{0111\}, Y = 0
\{A, B, C, D\} = \{1111\}, Y = \emptyset
tb.v:34: $finish called at 330 (1ns)
PS C:\Users\cloti\OneDrive\Desktop\SCHOO
```

