(1) IV Characteristics. Current is generally dependent on carrier density and carrier relocity: I - mv.

Using an expression for electron density in terms of the density of states and the Fermi distribution function, explain how in a MOSFET correct is contailed by gate softige.

From class the equilibrium electron wacendration is:

This integral delle is that no is proportional to both the descript of energy states in a system and the distribution of electrons within those states over a energy range in question, (-10, 10) meaning all energy in the system.

We want to control the electrons we have in the MOSPET, so we must control gand f, therefore we must control energy, E.

The electrician of voltage is the electric potential are of per unit charge. So, if we apply voltage to our semiconductor, we hope to increase every in our oyetem coursig more energy states for electrons to oewpy and elistribute them within the states.

Specifically, we apply a voltage at the GATE, which provides electric prential across the channel region. The channel region the channel region the gains more energy states for e- to occupy, they're more likely to enter those states, so we have neverted e- presence in the channel region and we have I corner flow.

This is assuming get and flt are proportione to

- 1) How does device scaling (reducing FET size) lead to changer and high-performance systems (e.g. nucroprocessors)?
 - By reducing the size of devices we can reduce cost in a few ways
 - (Lens material waste
 - @ Reduced time delay
 - (3) Reduce power consumption
 - OBy using smaller devices we naturally need less material to construct the same number of devices as before, so production wasts are sowered.

 But due to the nature of sominabletor manufacturing, reducing the size of the devices allows the cross-sectional over ut a si water to be populated optimally, and we get more out of the same mederial.
 - 2) We know $\Delta t = \frac{CV}{I}$ for a clevice. The best thing we can also as of yet to reduce this clear is to reduce the corporitance, C. $C = \frac{EA}{R}$. Specifically in reducing size, if the area A of the secrice is smaller, then we have reduced capacitance and reduced time along. Now the clearie has higher-performance.
 - (3) But it were reduced time-delay, then we have the same IN happening over less time. In other words, some energy over less time. This reduces This nears we also reduce average power consumption. This reduces ust and increases performance.

(3) Real examples 1.1, 1.2, and 1.4. Then work out i

1.3 Lattice constant of Si is Bus 5.43 R. Calculate:

- a) Distance from the center of one Si atom to the center of its nearest neighbor
- B) The number density (8/cm2) at Si atoms,
- c) The mass elevisty (3/cm3) of Si,
- (F) Si crystallizes in a diamond structure, Enclosede. The diamond estructure is composed of smaller tetrahedral structures:




Fig 1.12 in book

4 of these makes one diamond structure. (+1 smer stone)

For all of those atoms, the nearest is correr-to-center. This distance of is half the diagonal of a square.

- (B) A diamond structure has the following " 8 wow stone, to face along, and 4 sterned atoms.
 - => #5: = \$(8) + \$(6), -4 = 1+3+4 = Solons.

men - to for the first of the second The volume of a diamonal is V=23= (5.43×10 am)3= 1601×10-22 am3


- (c) From a periodic table, the motor hass of Si is 28.086 3/rol.
- = 5.00×10²² Si atoms Ind Si 28.06 = 2.333 Forms

: He mass density of Si is 2.339/cm

[1.16] For a cubic lattice, determine the Miller Indicas of the planes below.

A) 29 y

INTERCEPTS: x = 9, y = 3x, 2 = a



= (\frac{1}{4a}, \frac{1}{2a}, \frac{1}{4a}). 4a
= (1, 2, 1)
= place B is a (121) place.

```
# Chase Lotito - ECE447 - HW1
```

> Q4: Based on your understanding of semiconductor manufacturing, write 3 multiple choice questions.

Q1: If you're looking to start making silicon semiconductors, from what two groups on the periodic table will you choose atoms for your n-type and p-type semiconductor regions?

(A) N-TYPE: GROUP 13, P-TYPE: GROUP 14

(B) N-TYPE: GROUP 14, P-TYPE: GROUP 15

(C) N-TYPE: GROUP 15, P-TYPE: GROUP 13

(D) N-TYPE: GROUP 16, P-TYPE: GROUP 12

[ANS: C]

Q2: Semiconductor manufacturing is both an additive and subtractive process. For the subtractive part, what steps are taken to reveal devices on a silicon wafer?

(A) 1. Si02 Layer, 2. Photoresist, 3. Expose through Photomask, 4. Plasma etch.

(B) 1. Pure Si layer, 2. Photoresist, 3. Expose through Photomask, 4. Plasma etch.

(C) 1. Si02 Layer, 2. Photoresist and expose 3. Plasma etch, 4. Ion implant exposed regions

(D) 1. Si02 Layer, 2. Photomask, 3. Machine away template, 4. Chemically smooth machining impurities

[ANS: A, not C since last is additive]

Q3: There are many ways to test if a semiconductor device was manufactured properly. What are tools or methods that are used in the testing process?

- (A) Electron microscopy.
- (B) Sputtering machines.
- (C) Clean rooms.
- (D) Ion implantation.

[ANS: A]

22