## ROM Squarer and Square Rooter Circuits

Verilog Lab 5

Chase A. Lotito, SIUC Undergraduate

## Section A: Squaring Circuit

The following Verilog code implements a read-only memory (ROM) block that stores data for the squares of numbers; specifically, the squares for unsigned numbers 0 to 15, and signed numbers -8 to +7.

```
/*
1
2
       Chase Lotito - SIUC
3
       ECE426 - Lab 5 - Design of Memory in Verilog
4
       Section A: ROM Squaring Circuit
5
            -> square unsigned 0-15
6
            -> square signed -8-7
7
   */
8
9
   module rom_a (n, sign, square);
10
11
   // I/O
12
   input [3:0] n;
                                // signed number
13
   input sign;
                                // bit (1 = signed) (0 = unsigned)
14
   output reg [7:0] square;
                                // answer = n**2
15
   // procedural block to compute squares as inputs come in
16
17
   always @ (n or sign)
18
   begin
19
        if (sign == 1'b0)
20
       begin
21
            case (n)
                                // UNSIGNED
22
                0 :square <= 0;</pre>
23
                1 :square <= 1;
24
                2 :square <= 4;
25
                3 :square <= 9;
26
                4 :square <= 16;
27
                5 :square <= 25;
28
                6 :square <= 36;
29
                7 :square <= 49;
30
                8 :square <= 64;
31
                9 :square <= 81;
32
                10 :square <= 100;
33
                11 :square <= 121;
34
                12 :square <= 144;
35
                13 :square <= 169;
36
                14 :square <= 196;
37
                15 :square <= 225;
```

```
38
                 default: square <= 1'bx; // invalid input</pre>
39
             endcase
40
        end
41
        else
42
        begin
43
                                   // SIGNED
             case(n)
44
                 0 :square <= 0;</pre>
45
                 1 :square <= 1;
46
                 2 :square <= 4;
47
                 3 :square <= 9;
                 4 :square <= 16;
48
49
                 5 :square <= 25;
50
                 6 :square <= 36;
51
                 7 :square <= 49;
                 8 :square <= 64; // -8 \times -8
52
53
                 9 :square <= 49;
54
                 10 :square <= 36;
                 11 :square <= 25;
55
56
                 12 :square <= 16;
                 13 :square <= 9;
57
58
                 14 :square <= 4;
59
                 15 :square <= 1;
60
                 default: square <= 1'bx; // invalid input</pre>
61
             endcase
62
        end
63
   end
64
65
   endmodule
```

To simulate the functionality of this ROM block, I sent in binary values 0000 to 1111 twice, where one iteration has the sign-bit set to 0 (unsigned) and then the sign-bit set to 1 (signed).

```
1
2
        chase lotito
3
        lab 5 section a
        rom squarer testbench
4
5
   */
6
   `include "./rom_a.v"
7
   `timescale 1us / 1us
8
9
10
   module rom_a_tb();
11
12
   // GTKWAVE (waveform simulator)
13
   initial begin : GTKWAVE
14
        $dumpfile("rom_a.vcd");
        $dumpvars(0, rom_a_tb);
15
```

```
16 end
17
   // I/O
18
19
   reg [3:0] n;
                              // signed number
20
   reg sign;
                              // bit (1 = signed) (0 = unsigned)
21
   wire [7:0] square;
                        // answer = n**2
22
23
   // Initialize the Squarer ROM
24
   rom_a U1 (
25
        .n(n), .sign(sign), .square(square)
26
   );
27
   // Send 4-bit numbers 0000 -> 1111
28
   initial begin : stimulus
29
30
31
        // begin sim with unsigned numbers
32
        sign = 0;
33
34
        // n = 0000 -> 1111
35
        for(integer i = 0; i < 16; i = i + 1)</pre>
36
            #10 n = i;
37
38
        #10 n = 0;
                         // reset n
39
        sign = 1; // flip to signed
40
        #20;
                    // small delay til next loop
41
42
        // n = 0000 -> 1111
43
        for(integer i = 0; i < 16; i = i + 1)</pre>
44
            #10 n = i;
45
        #10 $finish;
46
47
   end
48
49
   endmodule
50
```

This gave the following waveforms in GTKWAVE:



Figure 1: Squarer Circuit Output Waveforms

## Section B: Square Rooting Circuit

The following Verilog code implements a read-only memory (ROM) block that stores data for the square roots of 0 to 15 (unsigned). Since we cannot set a register directly to a decimal with a non-integer value, we will set the register to a concatenated version containing the integer part and the decimal part, then use a continuous assignment to extract that information after the ROM has been accessed.

```
1
2
        Chase Lotito - SIUC
3
        ECE426 - Lab 5 - Design of Memory in Verilog
        Section B: ROM Square Root Circuit
4
5
            -> sq_root root unsigned 0-15
6
                -> provide 3 decimals
7
   */
8
9
   module rom_b (n, sq_root);
10
   // I/O
11
12
   input [3:0] n;
                                   // unsigned number
13
   output reg [11:0] sq_root;
                                   // answer = n**1/2
14
15
   wire [1:0] sq_root_int;
                                   // integer part of sq_root
16
   wire [9:0] sq_root_dp;
                                   // decimal part of sq_root
17
   // procedural block to compute roots as inputs come in
18
19
   always @ (n)
20
   begin
21
       case (n)
22
            0 :sq_root <= 0;</pre>
23
            1 :sq_root <= {2'd1, 10'd0};
24
            2 :sq_root <= {2'd1, 10'd414};
25
            3 :sq_root <= {2'd1, 10'd732};</pre>
26
            4 :sq_root <= {2'd2, 10'd0};
27
            5 :sq_root <= {2'd2, 10'd236};
28
            6 :sq_root <= {2'd2, 10'd450};
29
            7 :sq_root <= {2'd2, 10'd646};
30
            8 :sq_root <= {2'd2, 10'd828};
31
            9 :sq_root <= {2'd3, 10'd0};
32
            10 :sq_root <= {2'd3, 10'd162};</pre>
33
            11 :sq_root <= {2'd3, 10'd317};
            12 :sq_root <= {2'd3, 10'd464};
34
            13 :sq_root <= {2'd3, 10'd606};</pre>
35
36
            14 :sq_root <= {2'd3, 10'd742};
37
            15 :sq_root <= {2'd3, 10'd873};
38
            default: sq_root <= 12'd0; // reset by default</pre>
39
        endcase
```

```
40 | end
41 | 42 | // continuous assignments for int and decimal parts
43 | assign sq_root_int = sq_root [11:10];
44 | assign sq_root_dp = sq_root [9:0];
45 | endmodule
```

To simulate the functionality of this ROM block, I sent in binary values 0000 to 1111 into the circuit to see the values we get out.

```
1
2
        chase lotito
3
        lab 5 section b
4
        rom square root testbench
5
   */
6
   `include "./rom_b.v"
7
   `timescale lus / lus
8
9
10
   module rom_b_tb();
11
   // GTKWAVE (waveform simulator)
12
   initial begin : GTKWAVE
13
        $dumpfile("rom_b.vcd");
14
15
        $dumpvars(0, rom_b_tb);
16
   end
17
18
   // I/O
                              // signed number
19
   reg [3:0] n;
   wire [11:0] sq_root;
                              // square root of n
20
21
22
   // Initialize the Squarer ROM
23
   rom_b U1 (
24
        .n(n), .sq_root(sq_root)
25
   );
26
27
   // Send 4-bit numbers 0000 -> 1111
   initial begin : stimulus
28
29
30
        // n = 0000 \rightarrow 1111
        for(integer i = 0; i < 16; i = i + 1)</pre>
31
32
            #10 n = i;
33
34
        #10 $finish;
35
   end
36
```

 $\frac{37}{38}$ 

## endmodule

This gave the following waveforms in GTKWAVE:



Figure 2: Square Rooter Circuit Output Waveforms