


## ECE 426/516 Implementation of VLSI Systems with HDL

### Homework #4 Verilog Code for digital circuits and systems

Due date: March 4<sup>th</sup>, 2024, 11:30PM

**Question 1: Complete Verilog code for the following circuit, and write a test bench to verify its function.**

When “reset\_n” is 0, “DATA\_OUT” will be asynchronously reset to 0. When “SELECT” is 1, “DATA” will be assigned to “D”. When “SELECT” is 0, “DATA\_OUT” will be assigned to “D”. At the rising edge of “CLK”, “D” is synchronously loaded to “DATA\_OUT”.




```
module ff (Reset_n, CLK, DATA, SELECT, D, DATA_OUT) ;
```

```
input Reset_n ;
input CLK;
input DATA;
input SELECT ;
output DATA_OUT ;
output D;
```

```
reg DATA_OUT ;
wire D ;
assign D = _____;
always @ ( _____ )
begin
    if ( _____ ) _____;
    else _____;
end
endmodule
```

**Question 2: Complete Verilog code for the following circuit, and write a test bench to verify its function.** When “reset\_n” is 0, “Out” will be asynchronously reset to 0.



```
module ss (Reset_n, CLK, In0, In1, SEL, D1, Out) ;
```

```
input Reset_n ;
input CLK;
input In0 ;
input In1 ;
input SEL ;
output D1;
output Out ;
```

```
reg Out ;
wire D1 ;
```

```
assign D1 = _____ ;
always @ ( _____ )
begin
    if ( _____ ) _____ ;
    else _____ ;
end
```

```
endmodule
```