# ECE426 Homework 8

*Pipelined 12-bit Subtractor*

Chase A. Lotito, *SIUC Undergraduate*

## Question

Write Verilog code for subtracting two 12-bit numbers in 2's complement. Subtract 6 bits at a time to pipeline your design.

The *subtractor.v* code below:

```
/*
    Chase Lotito - SIUC
    ECE426 - HW8 - Pipelined Subtractor
*/

module subtractor (clk, n1, n2, subtract);

// I/O
input clk;
input [11:0] n1;
input [11:0] n2;
output [12:0] subtract;

reg [12:0] subtract;
wire [12:0] signe_n1;
wire [12:0] signe_n2;

reg [12:0] twosc_n2;
reg [12:0] n1_reg1;

wire [6:0] sub_lsb;
reg [6:0] sub_lsb_2;
reg [12:6] twosc_n2_2;
reg [12:6] n1_reg2;

wire [12:6] sub_msb;
wire [12:0] sub_next;

assign signe_n1 = n1[11] ? {1'b1, n1} : {1'b0, n1}; // sign extend n1
assign signe_n2 = n2[11] ? {1'b1, n2} : {1'b0, n2}; // sign extend n2

always @ (posedge clk) // Pipeline 1, clk (1)
begin
twosc_n2 <= ~signe_n2 + 1'b1; // compute twos complement of signe_n2
n1_reg1 <= signe_n1; // preserve n1
end
```

```
37
38 assign sub_lsb = n1_reg1[5:0] + twosc_n2[5:0]; // Add least 6
       significant bits, sub_lsb [6] is the carry.
39
40 always @ (posedge clk) //pipeline 1, clk (2), register LSB to continue
       addition of MSB.
41 begin
42 sub_lsb_2 <= sub_lsb; // preserve LSB sum, sum_lsb_2 [6] is the carry.
43 twosc_n2_2 <= twosc_n2[12:6]; // preserve MSB of n2 for further
       processing.
44 n1_reg2 <= n1_reg1[12:6]; // preserve MSB of n1_reg1
45 end
46
47 // Add msbs with carry.
48 assign sub_msb = n1_reg2 + twosc_n2_2 + sub_lsb_2[6]; // add MSBs with
       carry
49 assign sub_next = {sub_msb, sub_lsb_2[5:0]}; // put together MSB & LSB
       of the final result
50
51 always @ (posedge clk) // Pipeline 2, clk (2), register the final
       result
52 begin
53 subtract <= sub_next;
54 end
55
56 endmodule
```

The testbench:

```
1  // chase lotito - subtractor testbench for HW8
2
3  `timescale 1us / 1us
4  `include "subtractor.v"
5
6  module tb();
7
8  // GTKWAVE (waveform simulator)
9  initial begin : GTKWAVE
10     $dumpfile("tb.vcd");
11     $dumpvars(0, tb);
12 end
13
14 // I/O
15 reg clk;
16 reg [11:0] n1, n2;
17 wire [12:0] subtract;
18
```

```
19 // Initialize subtractor
20 subtractor U1
21 (
22     .clk(clk),
23     .n1(n1),
24     .n2(n2),
25     .subtract(subtract)
26 );
27
28 initial begin : start
29     clk = 1'b0;
30 end
31
32 // CLOCK
33 always begin : clock
34    #10 clk = ~clk;
35 end
36
37 // stimulus for subtract = n1 - n2
38 initial begin : stimulus
39     n1 <= 0;
40     n2 <= 0;
41     #10;
42     n1 <= 10;
43     n2 <= 5;
44     #30;
45     n1 <= 60;
46     n2 <= 50;
47     #100 $finish;
48 end
49
50 endmodule
```

This gives the following waveforms. As we can see the 3 following subtractions were computed: $0 - 0 = 0$, $10 - 5 = 5$, and $60 - 50 = 10$.




Figure 1: Waveforms for pipelined 12-bit Subtractor