


ELE426

HLV3

CHASE LOTITO

Q1 INITIAL BLOCK STATEMENT.

Draw a timing diagram for the "test-pattern" signal.



(B) The timing diagram is going to be the exact same as the assignment of test-pattern is still delayed after the assignment operator (=).

"COPY TIMING DIAGRAM"

(C) Using the non-blocking assignment operator (\leftarrow), we can time each test-pattern separately. However, each time delay lines up with port A and port B, so we again get the exact same timing diagram. (ex: $\#20 0, \#30 1$ takes 750, $\#20 1$ is the same)


"COPY TIMING DIAGRAM"

$$\Delta t = \frac{1000 - 0}{n}$$

$$10 = \frac{1000}{n}$$

$$n = 100$$


Q2 Initial and always block statement. (non-blocking assignments)



Q3

Part A:

```
1  /*
2  Chase Lotito - SIUC - SP2024
3  ECE426 - Chao Lu
4  HW3 - Q3 - Clock Generation
5  */
6
7  `timescale 1ns / 1ns
8
9  // Work done here
10 module clock();
11
12 // Duty Cycle Parameters
13 parameter TON = 10;
14 parameter TOFF = 20;
15
16 // let me see the signals!
17 initial begin : GTKWAVE
18     $dumpfile("clock.vcd");
19     $dumpvars(0, clk);
20 end
21
22 // I/O, Reg, Wire
23 reg clk;
24
25 // Setting clock duty cycle
26 always begin
27     clk = 0;
28     #TOFF clk = 1;
29     #TON clk = 0;
30 end
31
32 integer i;
33 always @(posedge clk) begin
34     #200 $finish;
35 end
36
37 endmodule
```



This clock has TON=10ns and TOFF=20ns, and here the duty cycle is 33.3%. The only way to get a 50% duty cycle is to make TON = TOFF.


+ B

```
7 `timescale 1ns / 1ns
8
9 // Work done here
10 module clock();
11
12 // Duty Cycle Parameters
13 parameter TON = 10;
14 parameter TOFF = 20;
15 parameter cycles = 10;
16
17 // let me see the signals!
18 initial begin : GTKWAVE
19     $dumpfile("clock.vcd");
20     $dumpvars(0, clk);
21 end
22
23 // I/O, Reg, Wire
24 reg clk;
25
26 initial begin
27     // Setting clock duty cycle
28     repeat(cycles) begin
29         clk = 0;
30         #TOFF
31         clk = 1;
32         #TON
33         clk = 0;
34     end
35 end
36
37 endmodule
```



C

```
+ :: Q3 > dbClkv
1  /*
2  Chase Lotito - SIUC - SP2024
3  ECE426 - Chao Lu
4  HW3 - Q3 - Clock Generation
5  */
6
7  `timescale 1ns / 1ns
8
9  // Work done here
10 module DoubleClock();
11
12 // Duty Cycle Parameters (50%, 10 cycles)
13 parameter TON1 = 10;
14 parameter TOFF1 = 10;
15
16 parameter TON2 = 20;
17 parameter TOFF2 = 20;
18
19 parameter cycles1 = 20;
20 parameter cycles2 = 10;
21
22 parameter phase = 5;
23
24 // let me see the signals!
25 initial begin : GTKWAVE
26     $dumpfile("clock2.vcd");
27     $dumpvars(0, DoubleClock);
28 end
29
30 // I/O, Reg, Wire
31 reg clk1, clk2;
32
33 // CLOCK 1
34 initial begin
35     // Setting clock duty cycle
36     repeat(cycles1) begin
37         clk1 = 0;
38         #TOFF1
39         clk1 = 1;
40         #TON1
41         clk1 = 0;
42     end
43 end
44
45 // CLOCK 2
46 initial begin
47     // Setting clock duty cycle
48     clk2 = 1;
49     #phase
50     repeat(cycles2) begin
51         clk2 = 0;
52         #TOFF2
53         clk2 = 1;
54         #TON2
55         clk2 = 0;
56     end
57 end
58
59 endmodule
```



[104] Short answer questions


(A) Why is it better to use case statement over nested if-else?

Case statements synthesize as multiplexers that give no priority to input cases, and nested if else statements synthesize as complicated multi-level combinational logic w/ priorities. This means case-statement circuits have the smaller propagation delay as the logic is done in parallel.

#52 $A=1$,

#5 $B=0$,

(B) Wave forms of A and B if initially $A=0, B=1$?



(C) Explain the difference b/w $==$ and $===$ operators.

$==$ is the logic equality operator, and $===$ is the case equality operator. Both test equality.

They differ in how they deal with unknown (x) and high impedance states (z).

$==$ treats "x equality z" as unknown (x).

(i.e., $x==z \rightarrow x$ and equal!)

$===$ treats all 4 logic states separately.

(i.e. $x===z \rightarrow \text{FALSE}$)