

ECE426 - Homework 5

Chase Lotito - SIUC Undergraduate

1 Question 1.

Design a Mealy-type FSM that can act as a sequence detector. Complete the state table, and then simulate the FSM with Verilog behavioral-level modelling.

Solution.

Present State	Next State		Output	
	w = 0	w = 1	w = 0	w = 1
A	B	C	0	0
B	B	C	1	0
C	B	C	0	1

Table 1: Mealy FSM State Table

The code for the Mealy FSM module.

Listing 1: "q1.v"

```
1 // Chase Lotito - SIUC Undergraduate - Spring 2024
2 // ECE426 w/ Chao Lu
3 // HW5
4 // Q1: Design a Mealy-type FSM that can act as a sequence detector.
5
6 `timescale 1us / 1us
7
8 module mealyFSM (
9     clk, reset, w, out
10 );
11
12 // I/O
13 input clk, reset, w;
14 output out; // wire for continuous assignment
15
16 reg [1:0] present, next; // p for present-state, n for next-state
17
18 // Parameters for cases
19 // 3 cases, so lets use 2-bits
```

```

20 parameter A = 2'b01, B = 2'b10, C = 2'b11; // we will count 1, 2, 3
21 // Initial Conditions
22 initial begin
23     present = A;
24 end
25
26 // Console log
27 always @ (w, out) begin
28     $monitor("[PRESENT] = %d | [NEXT] = %d, w = %b | [OUTPUT] = %b \n",
29             present, next, w, out);
30 end
31 // Next-State Combinational Logic
32 always @ (w, present) begin
33     case (present)
34         A: next = w ? C : B;
35         B: next = w ? C : B;
36         C: next = w ? C : B;
37         default: next = 2'bxx;
38     endcase
39 end
40
41 // Sequential Logic
42 // using posedge reset because not specified in problem statement.
43 always @ (posedge clk, posedge reset) begin
44     if (reset == 1'b1)
45         present <= A;
46     else
47         present <= next;
48 end
49
50 // Output Logic
51 assign out = ( (present == B) && (w == 1'b0) ) || ( (present == C) && (
52     w == 1'b1) );
53 endmodule

```

The code for the testbench.

Listing 2: "tb.v (for q1)"

```

1 // Chase Lotito - SIUC Undergraduate - Spring 2024
2 // ECE426 w/ Chao Lu
3 // HW5
4 // testbench for Q1
5
6
7 `include "q1.v"

```

```
8 `timescale 1us / 1us
9
10 module testbench();
11
12 // GTKWAVE
13 initial begin : GTKWAVE
14     $dumpfile("q1.vcd");
15     $dumpvars(0, testbench);
16 end
17
18 // I/O
19 wire out;
20 reg reset, clk, w;
21
22 // Initial Conditions
23 initial begin : initialConditions
24     clk = 0;
25     reset = 0;
26     w = 0;
27 end
28
29 // Clock
30 always begin
31     #10 clk = ~clk;
32 end
33
34 // Stimulus
35 initial begin : Stimulus
36     repeat(20)
37         w = #10 ~w;
38
39     reset <= #50 1'b1;
40     #100 $finish;
41 end
42
43 // Instantiate the FSM
44 mealyFSM U1 (
45     .clk(clk),
46     .reset(reset),
47     .w(w),
48     .out(out)
49 );
50
51 endmodule
```

The terminal output from the FSM simulation is shown below in Fig. 2. The parameters A, B, and




Figure 1: Mealy FSM Signals

C are detected as 1, 2, and 3, respectively. Even though the next state might say a different value as the next line's present state, this is fine because each line does not occur for a positive edge clock cycle.

```
VCD info: dumpfile q1.vcd opened for output.
[PRESENT] = 1 | [NEXT] = 2, w = 0 | [OUTPUT] = 0
[PRESENT] = 2 | [NEXT] = 3, w = 1 | [OUTPUT] = 0
[PRESENT] = 2 | [NEXT] = 2, w = 0 | [OUTPUT] = 1
[PRESENT] = 2 | [NEXT] = 3, w = 1 | [OUTPUT] = 0
[PRESENT] = 2 | [NEXT] = 2, w = 0 | [OUTPUT] = 1
[PRESENT] = 2 | [NEXT] = 3, w = 1 | [OUTPUT] = 0
[PRESENT] = 2 | [NEXT] = 2, w = 0 | [OUTPUT] = 1
[PRESENT] = 2 | [NEXT] = 3, w = 1 | [OUTPUT] = 0
[PRESENT] = 2 | [NEXT] = 2, w = 0 | [OUTPUT] = 1
[PRESENT] = 2 | [NEXT] = 3, w = 1 | [OUTPUT] = 0
[PRESENT] = 2 | [NEXT] = 2, w = 0 | [OUTPUT] = 1
[PRESENT] = 2 | [NEXT] = 3, w = 1 | [OUTPUT] = 0
[PRESENT] = 2 | [NEXT] = 2, w = 0 | [OUTPUT] = 1
[PRESENT] = 2 | [NEXT] = 3, w = 1 | [OUTPUT] = 0
[PRESENT] = 2 | [NEXT] = 2, w = 0 | [OUTPUT] = 1
[PRESENT] = 2 | [NEXT] = 3, w = 1 | [OUTPUT] = 0
[PRESENT] = 2 | [NEXT] = 2, w = 0 | [OUTPUT] = 1
[PRESENT] = 2 | [NEXT] = 3, w = 1 | [OUTPUT] = 0
[PRESENT] = 2 | [NEXT] = 2, w = 0 | [OUTPUT] = 1
[PRESENT] = 2 | [NEXT] = 3, w = 1 | [OUTPUT] = 0
[PRESENT] = 2 | [NEXT] = 2, w = 0 | [OUTPUT] = 1
[PRESENT] = 2 | [NEXT] = 3, w = 1 | [OUTPUT] = 0
[PRESENT] = 2 | [NEXT] = 2, w = 0 | [OUTPUT] = 1
[PRESENT] = 2 | [NEXT] = 3, w = 1 | [OUTPUT] = 0
[PRESENT] = 2 | [NEXT] = 2, w = 0 | [OUTPUT] = 1
[PRESENT] = 2 | [NEXT] = 3, w = 1 | [OUTPUT] = 0
[PRESENT] = 2 | [NEXT] = 2, w = 0 | [OUTPUT] = 1
[PRESENT] = 2 | [NEXT] = 3, w = 1 | [OUTPUT] = 0
[PRESENT] = 2 | [NEXT] = 2, w = 0 | [OUTPUT] = 1
[PRESENT] = 1 | [NEXT] = 2, w = 0 | [OUTPUT] = 0
```

Figure 2: Mealy FSM Log

2 Question 2.

Implement the FSM in Fig. 3. Show the code and part your simulation showing the correct operation of this FSM.




Figure 3: Q2 FSM Circuit

Solution.

Listing 3: "q2.v"

```

1 // Chase Lotito - SIUC Undergraduate - Spring 2024
2 // ECE426 w/ Chao Lu
3 // HW5
4 // Q2: Code FSM from circuit diagram
5
6 `timescale 1us / 1us
7
8 // The FSM
9 module fsm(
10     clk, z, x
11 );
12
13 // I/O
14 input clk, x;
15 output z;
16 reg A, B;
17
18 // Intermediate wires (w1 == x, w2 == B, A == A)
19 wire w4, w5, w6, w7, w8;
20
21 // -- Gate-Level Modelling --
22 // level 1
23 not not1(w5, x);
24 or or1(z, x, B);
25 nand nand1(w4, x, B);
26 nand nand2(w6, x, A);
27 // level 2

```

```

28 nand nand3(w7, B, w5, A);
29 // level 3
30 nand nand4(w8, w4, w7, w6);
31 //-----
32 // -- DFFs -----
33 initial begin
34     A = 0;
35     B = 0;
36 end
37 always @ (posedge clk) begin
38     A <= w8;
39     B <= A;
40 end
41 // -----
42 initial begin
43     $monitor("[%0t us] x = %d, z = %b, w8 = %b, A = %b, B = %b", $time,
44             x, z, w8, A, B);
45 end
46 endmodule

```

Listing 4: "tb.v (for q2)"

```

1 // Chase Lotito - SIUC Undergraduate - Spring 2024
2 // ECE426 w/ Chao Lu
3 // HW5
4 // testbench for Q2
5 `include "q2.v"
6 `timescale 1us / 1us
7
8 module testbench();
9
10 // GTKWAVE
11 initial begin : GTKWAVE
12     $dumpfile("q2.vcd");
13     $dumpvars(0, testbench);
14 end
15
16 //-----
17 // I/O
18 reg clk, x;
19 wire z;
20
21 // Inital
22 initial begin : initalConditions
23     clk = 0;
24     x = 0;
25 end

```

```

26
27 // CLOCK
28 always begin : clock
29     #10 clk = ~clk;
30 end
31
32 // PROGRAM LIFETIME
33 initial begin : programLifeTime
34     #100 $finish;
35 end
36
37 // STIMULUS
38 initial begin : stimmychecks
39     repeat(20)
40         x = #3 ~x;
41 end
42
43 // MODULE INSTANTIATION
44 fsm U1 (
45     .clk(clk),
46     .z(z),
47     .x(x)
48 );
49
50 endmodule

```

A problem that I came across becomes clear in the simulation. For the first D-Flip-Flop to get an input of 1, then the next-state combinational logic requires x to equal 0 and 1, simultaneously. So, A and B stay at 0 for the entire simulation.




Figure 4: Q2 FSM Signals


```
VCD info: dumpfile q2.vcd opened for output.  
[0 us] x = 0, z = 0, w8 = 0, A = 0, B = 0  
[3 us] x = 1, z = 1, w8 = 0, A = 0, B = 0  
[6 us] x = 0, z = 0, w8 = 0, A = 0, B = 0  
[9 us] x = 1, z = 1, w8 = 0, A = 0, B = 0  
[12 us] x = 0, z = 0, w8 = 0, A = 0, B = 0  
[15 us] x = 1, z = 1, w8 = 0, A = 0, B = 0  
[18 us] x = 0, z = 0, w8 = 0, A = 0, B = 0  
[21 us] x = 1, z = 1, w8 = 0, A = 0, B = 0  
[24 us] x = 0, z = 0, w8 = 0, A = 0, B = 0  
[27 us] x = 1, z = 1, w8 = 0, A = 0, B = 0  
[30 us] x = 0, z = 0, w8 = 0, A = 0, B = 0  
[33 us] x = 1, z = 1, w8 = 0, A = 0, B = 0  
[36 us] x = 0, z = 0, w8 = 0, A = 0, B = 0  
[39 us] x = 1, z = 1, w8 = 0, A = 0, B = 0  
[42 us] x = 0, z = 0, w8 = 0, A = 0, B = 0  
[45 us] x = 1, z = 1, w8 = 0, A = 0, B = 0  
[48 us] x = 0, z = 0, w8 = 0, A = 0, B = 0  
[51 us] x = 1, z = 1, w8 = 0, A = 0, B = 0  
[54 us] x = 0, z = 0, w8 = 0, A = 0, B = 0  
[57 us] x = 1, z = 1, w8 = 0, A = 0, B = 0  
[60 us] x = 0, z = 0, w8 = 0, A = 0, B = 0  
tb.v:34: $finish called at 100 (1us)
```

Figure 5: Q2 FSM Log