


① PAL DEVICE Program the device so $z_1 = X \oplus Y$, $z_2 = XY$, $z_3 = X + Y$.
 $\hookrightarrow z_1 = X\bar{Y} + \bar{X}Y$



[2]

To conserve space, it would be nice to share terms with either z_2 or z_3 . Let's see if we can generate z_1 with XY or $(X+Y)$. Knowing we can OR in $X\bar{X}$ or $Y\bar{Y}$ as filler terms.

$$* X\bar{X} = Y\bar{Y} = 0$$


$$\begin{aligned} \Rightarrow z_1 &= X \oplus Y = X\bar{Y} + \bar{X}Y \\ &= X\bar{Y} + \bar{X}Y + \underbrace{X\bar{X} + Y\bar{Y}}_{0+0=0} \\ &= (X\bar{Y} + X\bar{X}) + (\bar{X}Y + Y\bar{Y}) \\ &= X(\bar{Y} + \bar{X}) + Y(\bar{X} + \bar{Y}) \\ &= (X+Y)(\bar{X}+\bar{Y}) \quad \text{DEMORGAN'S} \\ &= (\overline{X+Y}) + (\overline{\bar{X}+\bar{Y}}) \\ &= \overline{\overline{X}\bar{Y}} + \overline{\bar{X}\overline{\bar{Y}}} \\ &= \overline{\overline{X}\bar{Y}} + \overline{X}Y \end{aligned}$$

... THIS DOESN'T WORK. NEED A 5th AND GATE.

N.F.E.

② PAL Programmable OR Plane

- 2.1) SHOW HOW TO IMPLEMENT CIRCUIT WITH ANTI-FUSES. THEN SHOW HOW TO PROGRAM TO IMPLEMENT $Z = X_1 + X_4$.




THIS CIRCUIT WORKS VIA A PULL-UP PMOS TYING ALL ANTI-FUSES (AF1-AF4) TO $+VDD$; IF THE ANTI-FUSES ARE BENTEN, THEN THE DRAINS OF M1-4 ARE PULLED TO $+VDD$. WHEN THE "VISIBLE" NMOS FETS ARE BIASED AT THE GATE, THEN THE CHANNELS INVERT, SENDING THE OUTPUT TO GND. WE HAVE THE INVERTER PRESENT TO CORRECT FOR THAT INPUT STAGE INVERSION.


TO PROGRAM $Z = X_1 + X_4$, WE SIMPLY NEED TO BURN AF1 AND AF4 TO PROVIDE THE OUTPUT STAGE WITH THE SIGNALS FROM M₁ AND M₄. THE ANTI-FUSES NEEDED TO BE BURNED ARE CIRCLED.

- 2.2) SHOW HOW TO IMPLEMENT USING EEPROM TECHNOLOGY, THEN SHOW HOW TO PROGRAM $Z = X_1 + X_4$.

USING EEPROM TECHNOLOGY, WE WILL USE MOSFETS (N⁺-type) WITH AN EXTRA GATE ^{2.20} A FLOATING GATE. THIS GATE ALLOWS FOR CONFIGURABILITY OF THE DEVICE'S THRESHOLD VOLTAGE.



IF WE DIAS THE EEPROM'S TO GAIN A THRESHOLD VOLTAGE V_t GREATER THAN OUR CIRCUIT'S LOGIC VOLTAGE VDD , THEN WE CAN DISABLE THE DEVICE.




WHEN PROGRAMMING, WE WOULD DEFAULT NAME $Z = X_1 + X_2 + X_3 + X_4$, SO WE NEED TO DISABLE M₂ & M₃. TO DO SO, WE WILL BIAS THEM TO INCREASE V_t SUCH THAT $V_t > VDD$.

(3)

- (3) IMPLEMENT $y = ABC + \bar{A}\bar{B}C$ using 2-to-1 MUX. THE SIGNAL B IS ALWAYS LATE. MUX DELAY IS 1ns. WHAT IS THE LARGEST DELAY?

$$y = ABC + \bar{A}\bar{B}C \\ = F(B=1)AC + F(B=0)\bar{A}C$$

* cause $F(B=1, 0)$ since B is late...




SINCE B IS ALWAYS LATE, I USE IT AS THE CONTROL SIGNAL FOR THE FINAL 2-TO-1 MUX.

THE LONGEST DELAY IS THROUGH THE FIRST & SECOND LEVEL OF THE MUXES, WHERE C & \bar{C} PROPAGATE (\rightarrow NO DELAY ASSUMED).

THE LONGEST DELAY IS 2ns.

- (4) IMPLEMENT $y = ABCD + \bar{A}\bar{B}\bar{C}\bar{D}$ using 3-input Look-up Tables (LUTs) WHICH EACH HAVE SIZE 8. BLOCK DIAGRAM & LIST LUT CONTENT.

$$\Rightarrow y = \underbrace{ABCD}_{F(A=1)} + \underbrace{\bar{A}\bar{B}\bar{C}\bar{D}}_{F(A=0)} = A \cdot F(A=1) + \bar{A} \cdot F(A=0) = Ay_1 + \bar{A}y_2$$



* $y_1 = BCD$

& $y_2 = \bar{B}\bar{C}\bar{D}$

LUT1				LUT2				LUT3			
B	C	D	y ₁	B	C	D	y ₂	A	y ₁ , y ₂	y	
0	0	0	0	0	0	0	1	0	000	0	
0	0	1	0	0	0	1	0	0	001	1	
0	1	0	0	0	1	0	0	1	010	0	
0	1	1	0	0	1	1	0	1	011	0	
1	0	0	0	1	0	0	0	1	100	0	
1	0	1	0	1	0	1	0	1	101	0	
1	1	0	0	1	1	0	0	1	110	1	
1	1	1	1	1	1	1	0	1	111	0	