Universidade Federal de Roraima Centro de Ciência e Tecnologia Departamento de Ciência da Computação



# ProLAG

Processador RISC monociclo de 16 bits

Integrantes: Ângelo Garcia Fernandez, Guilherme Almeida da Luz e Leonam de Sousa Silva Disciplina: DCC301 - Arquitetura e Organização de Computadores (2023.2) Docente: Dr. Herbert Oliveira Rocha

30 de Novembro de 2023

Boa Vista - RR

## Registradores

Nome	Endereço
\$zero	'000'
\$t0	'001'
\$t1	'010'
\$t2	'011'
\$s0	'100'
\$s1	'101'
\$s2	'110'
\$s3	'111'

### Conjunto de Instruções

Tipo R

4 bits	3 bits	3 bits	3 bits	0 bits	3 bits
Opcode	RS	RD	RT	SHAM T	FUNC T

### Tipo I

4 bits	3bits	3bits	6bits
OP	RS	RD	ENDEREÇO


### Tipo J

4 bits	12bits
OP	SALTO


## Conjunto de instruções

OPCODE	Funct	Nome	Formato	Sintaxe
'0001'	'000'	add	R	add \$r1, \$r2
'0001'	'001'	sub	R	sub \$r1, \$r2
'0010'	XXXX	addi		addi \$r1, CONSTANTE
'0011'	XXXX	subi	I	subi \$r1, CONSTANTE
'0100'	XXXX	lw		lw \$r1, CONSTANTE, \$rb
'0101'	XXXX	sw	I	sw \$t0 CONSTANTE, \$rb
'0110'	XXXX	beq	I	beq \$r1, \$r2, SALTO
'0111'	XXXX	j	J	j ENDEREÇO

#### RTL Viewer




# Datapath



#### Testes:


### 1 - Instruções aritméticas e beq

```
-- Teste do beq
0 => "001000001000010", -- addi $t0, $zero, 2
1 => "0010000010000010", -- addi $t1, $zero, 2
2 => "0110001010000100", -- beq $t0, $t1, 100 (pula para a instrução 4)
3 => "0111000000000000", -- j 0 (ignorado)
4 => "0001001010011001", -- sub $t2, $t0, $t1
others => "0000000000000000"
```



### 2 - Instruções de Load e Store

```
-- Teste Load e Store
0 => "0010000001000101", -- addi $t0, $zero, 5
1 => "0010000010000001", -- addi $t1, $zero, 1
2 => "0101010001000101", -- sw $t0, 5, $t1 (joga $t0 em 5 + $t1)
3 => "010001001100011", -- lw $t2, 5, $t1 (carrega 5 + $t1 em $t2)
4 => "0001011000011000", -- add $t2, $t2, $zero
others => "00000000000000000"
```



### 3 - Instrução de Salto

```
-- Teste do j
0 => "00100000010000000", -- addi $t0, $zero, 0
1 => "00100010010000001", -- addi $t0, $t0, 1
2 => "01110000000000001", -- j 1
others => "0000000000000000"
```

None	0 ps	10.0 ns	20.0 ns	30.0 ns	40.0 ns	50.0 ns	60.0 ns
Name	0 ps						
L CLOCK							
→ PC_SAIDA	000000000000000000000000000000000000000	000000000000001	000000000000010	000000000000000000000000000000000000000	000000000000000000000000000000000000000	00000000000001	000000000000010
ROM_SAIDA	(0010000001000000)	0010001001000001	0111000000000001	0010001001000001	0111000000000001	0010001001000001	0111000000000001
BDR_SAIDA_1		000000000000000000000000000000000000000		000000000000001	000000000000000000000000000000000000000	000000000000010	000000000000000
BDR_SAIDA_2	(11111111111111111)	00000000	00000000	000000000000001	000000000000000000000000000000000000000	000000000000010	000000000000000
ULA_RESULTADO	(000000000000000)	000000000000001	00000000000000	000000000000000000000000000000000000000	000000000000000000000000000000000000000	00000000000011	000000000000000
RAM_SAIDA	(000000000000000)	000000000000001	00000000000000	000000000000000000000000000000000000000	000000000000000	00000000000011	000000000000000
MEM_TO_REG_S							
R_DEST							
ULA_Z	S		Г				

#### 4 - Soma dos naturais até o 3

```
-- Soma dos naturais até 3
0 => "001000001000001", -- addi $t0, $zero, 1 (inicializa $t0 com 1)
1 => "00100000100000000", -- addi $t1, $zero, 0 (incializa a variável soma em 0)
2 => "0010000100000100", -- addi $s0, $zero, 4 (define o valor de parada)
3 => "0110001100000111", -- beq $t0, $s0, 7 (salta para fora se iguais)
4 => "00010010100100000", -- add $t1, $t0, $t1 (soma o atual inteiro)
5 => "0010001001000001", -- addi $t0, $t0, 1 (incrementa a variável de apoio)
6 => "011100000000000001", -- j 3 (volta para o beq)
7 => "00010100000100000", -- add $t1, $t1, $zero (verifica a soma)
others => "00000000000000000" -- por começar os opcodes do 1, o tudo 0 não dá nada
```

Name	<b>0 ps</b> 0 ps	10.0 ns	20.0 ns	30.0 ns	40.0 ns	50. <mark>0</mark> ns
L CLOCK						
→ PC_SAIDA	(000000000000000)	00000000000001	00000000000010	00000000000011	000000000000100	X 000000000000101 X
ROM_SAIDA	(0010000001000001)	0010000010000000	0010000100000100	0110001100000111	0001001010010000	X 0010001001000001 X
BDR_SAIDA_1		000000000000000000000000000000000000000		X	00000000000001	Х
BDR_SAIDA_2		111111111111111		000000000000000000000000000000000000000	00000000000000	X 000000000000001 X
→ ULA_RESULTADO	(0000000000000001)	00000000000000000000	000000000000100	000000000	0000001	00000000000000000000000000000000000000
RAM_SAIDA	(0000000000000001)	000000000000000	00000000000100	000000000	0000001	X 000000000000010 X
MEM_TO_REG_S						
R_DEST						1
ULA_Z		1				

	Name	60.0 ns	70.0 ns	80.0 ns	90.0 ns
in_	CLOCK				
out	▶ PC_SAIDA	00000000000110	00000000000011	000000000000100	000000000000101
aut	▶ ROM_SAIDA	011100000000011	0110001100000111	0001001010010000	0010001001000001
<u>==</u>	▶ BDR_SAIDA_1	000000000000000000000000000000000000000		000000000000000000000000000000000000000	
aut	▶ BDR_SAIDA_2	000000000000000000000000000000000000000	000000000000100	00000000000001	000000000000000000000000000000000000000
eut ➡	▶ ULA_RESULTADO	000000000000000000000000000000000000000	00000000000001	00000000	00000011
<u>**</u>	▶ RAM_SAIDA	000000000000000000000000000000000000000	00000000000001	00000000	00000011
out	MEM_TO_REG_S				
out	R_DEST		Г		
out	ULA_Z				



	Nama	150 <sub>.</sub> 0 ns	160 <sub>.</sub> 0 ns
	Name		
in_	сьоск		
out	▶ PC_SAIDA	00000000000011	00000000000111
eut	▶ ROM_SAIDA	0110001100000111	0001010000010000
out	▶ BDR_SAIDA_1	000000000000000000000000000000000000000	00000000000110
out	▶ BDR_SAIDA_2	000000000000000000000000000000000000000	X
out	▶ ULA_RESULTADO	000000000	00000000000110
out.	▶ RAM_SAIDA	000000000	00000000000110
out	MEM_TO_REG_S		
out	R_DEST		
out	ULA_Z		

## Referências

Organização e Arquitetura de Computadores - 4a ed. David A. Patterson e John L. Hennessy

8 Bit Microprocessor Design Using VHDL. Disponível em: <a href="https://www.youtube.com/watch?">https://www.youtube.com/watch?</a> v=tTlhIDgAGYY>. Acesso em: 30 nov. 2023.

HENRIQUE, E. Projeto CPU EK. Disponível em: <a href="https://github.com/ed-henrique/8-bit-CPU/tree/main">https://github.com/ed-henrique/8-bit-CPU/tree/main</a>.

Acesso em: 30 nov. 2023.

FPGA4student.com. VHDL code for MIPS Processor. Disponível em: https://www.fpga4student.com/2017/09/vhdl-code-for-mips-processor.html. Acesso em: 24 nov. 2023.