











CSD18540Q5B

SLPS488B -JUNE 2014-REVISED APRIL 2017

CSD18540Q5B 60-V, N-Channel NexFET™ Power MOSFETs

Features


- Ultra-Low Qa and Qad
- Low-Thermal Resistance
- Avalanche Rated
- Lead-Free Terminal Plating
- **RoHS Compliant**
- Halogen Free
- SON 5-mm × 6-mm Plastic Package


Applications

- DC-DC Conversion
- Secondary Side Synchronous Rectifier
- Isolated Converter Primary Side Switch
- Motor Control

3 Description

This 1.8-m Ω , 60-V NexFETTM power MOSFET is designed to minimize losses in power conversion applications with a SON 5-mm × 6-mm package.





Product Summary

$T_A = 25^\circ$	С	TYPICAL VA	UNIT	
V_{DS}	Drain-to-Source Voltage	60		V
Q_g	Gate Charge Total (10 V)	41		nC
Q_{gd}	Gate Charge Gate-to-Drain	6.7		nC
D	Drain to Source On Registence	V _{GS} = 4.5 V 2.6		mΩ
R _{DS(on)} Drain-to-Source On Resistance		V _{GS} = 10 V 1.8		11122
$V_{GS(th)}$	Threshold Voltage	1.9		V

Device Information⁽¹⁾

DEVICE	QTY	MEDIA	PACKAGE	SHIP
CSD18540Q5B	2500	13-Inch Reel	SON	Tape
CSD18540Q5BT	250	7-Inch Reel	5.00-mm × 6.00-mm Plastic Package	and Reel

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Absolute Maximum Ratings

T _A = 2	5°C	VALUE	UNIT	
V_{DS}	Drain-to-Source Voltage	60	٧	
V_{GS}	Gate-to-Source Voltage	±20	٧	
	Continuous Drain Current (Package Limited)	100		
I _D	Continuous Drain Current (Silicon Limited), $T_C = 25^{\circ}C$	205	Α	
	Continuous Drain Current ⁽¹⁾	29		
I_{DM}	Pulsed Drain Current, T _A = 25°C ⁽²⁾	400	Α	
D	Power Dissipation ⁽¹⁾	3.8	W	
P_D	Power Dissipation, T _C = 25°C	188	VV	
T _J , T _{stg}	Operating Junction, Storage Temperature	-55 to 175	°C	
E _{AS}	Avalanche Energy, Single Pulse I_D = 80 A, L = 0.1 mH, R_G = 25 Ω	320	mJ	

- (1) Typical $R_{\theta JA} = 40^{\circ}\text{C/W}$ on a 1-in², 2-oz Cu pad on a 0.06-in thick FR4 PCB.
- (2) Max $R_{\theta,IC} = 0.8^{\circ}C/W$, pulse duration $\leq 100 \mu s$, duty cycle \leq

Gate Charge






Table of Contents	
-------------------	--

2 3	Features		6.2 Community Resources	7 7
	Revision History 2 Specifications 3 5.1 Electrical Characteristics 3 5.2 Thermal Information 3 5.3 Typical MOSFET Characteristics 4	7	Mechanical, Packaging, and Orderable Information	8 8
6	Device and Documentation Support		7.3 Recommended Stencil Pattern	

4 Revision History

Changes from Revision A (June 2016) to Revision B	Page
Corrected package size typo in the <i>Description</i> section	1
Changes from Original (June 2014) to Revision A	Page
Updated I _D values.	1
Updated P _D values	1
Increased maximum temperature to 175°C.	1
Updated Figure 2	5
Changed Figure 6 to extend temperature to 175°C.	
Changed Figure 8 to extend temperature to 175°C.	6
Replotted Figure 10 using 175°C data	6
Changed Figure 12 to extend temperature to 175°C.	6
Added Receiving Notification of Documentation Updates and Community Resources to Device ar Support section.	nd Documentation
Updated the mechanical drawing	

Product Folder Links: CSD18540Q5B

Submit Documentation Feedback



5 Specifications

5.1 Electrical Characteristics

 $T_A = 25^{\circ}C$ (unless otherwise stated)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
STATIC	CHARACTERISTICS		<u>'</u>		<u> </u>	
BV _{DSS}	Drain-to-source voltage	V _{GS} = 0 V, I _D = 250 μA	60			V
I _{DSS}	Drain-to-source leakage current	V _{GS} = 0 V, V _{DS} = 48 V			1	μА
I _{GSS}	Gate-to-source leakage current	V _{DS} = 0 V, V _{GS} = 20 V			100	nA
V _{GS(th)}	Gate-to-source threshold voltage	V _{DS} = V _{GS} , I = 250 μA	1.5	1.9	2.3	V
Б	Drain to course an registeres	$V_{GS} = 4.5 \text{ V}, I_D = 28 \text{ A}$		2.6	3.3	mΩ
R _{DS(on)}	Drain-to-source on resistance	$V_{GS} = 10 \text{ V}, I_D = 28 \text{ A}$		1.8	2.2	11122
g _{fs}	Transconductance	$V_{DS} = 6 \text{ V}, I_{D} = 28 \text{ A}$		116		S
DYNAMI	C CHARACTERISTICS				•	
C _{iss}	Input capacitance		3	3250	4230	pF
C _{oss}	Output capacitance	$V_{GS} = 0 \text{ V}, V_{DS} = 30 \text{ V}, f = 1 \text{ MHz}$		622	808	pF
C _{rss}	Reverse transfer capacitance			15	20	pF
R_{G}	Series gate resistance			8.0	1.6	Ω
Qg	Gate charge total (4.5 V)			20	26	nC
Qg	Gate charge total (10 V)			41	53	nC
Q_{gd}	Gate charge gate-to-drain	V _{DS} = 30 V, I _{DD} = 28 A		6.7		nC
Q _{gs}	Gate charge gate-to-source			8.8		nC
Q _{g(th)}	Gate charge at V _{th}			6.3		nC
Q _{oss}	Output charge	$V_{DS} = 30 \text{ V}, V_{GS} = 0 \text{ V}$		83		nC
t _{d(on)}	Turnon delay time			6		ns
t _r	Rise time	$V_{DS} = 30 \text{ V}, V_{GS} = 10 \text{ V},$		9		ns
t _{d(off)}	Turnoff delay time	$V_{GS} = 0 \text{ V}, V_{DS} = 30 \text{ V}, f = 1 \text{ MHz}$ $V_{DS} = 30 \text{ V}, I_{DD} = 28 \text{ A}$ $V_{DS} = 30 \text{ V}, V_{GS} = 0 \text{ V}$ $V_{DS} = 30 \text{ V}, V_{GS} = 10 \text{ V}, I_{DS} = 28 \text{ A}, R_G = 0 \Omega$		20		ns
t _f	Fall time			3		ns
DIODE C	CHARACTERISTICS					-
V _{SD}	Diode forward voltage	I _{SD} = 28 A, V _{GS} = 0 V		8.0	1	V
Q _{rr}	Reverse recovery charge	V _{DS} = 30 V, I _F = 28 A,		145		nC
t _{rr}	Reverse recovery time	di/dt = 300 A/μs		82		ns

5.2 Thermal Information

 $T_A = 25^{\circ}C$ (unless otherwise stated)


	THERMAL METRIC	MIN	TYP	MAX	UNIT
$R_{\theta JC}$	Junction-to-case thermal resistance ⁽¹⁾			0.8	°C/W
$R_{\theta JA}$	Junction-to-ambient thermal resistance ⁽¹⁾⁽²⁾			50	C/VV

⁽¹⁾ R_{θJC} is determined with the device mounted on a 1-in² (6.45-cm²), 2-oz (0.071-mm) thick Cu pad on a 1.5-in x 1.5-in (3.81-cm x 3.81-cm), 0.06-in (1.52-mm) thick FR4 PCB. R_{θJC} is specified by design, whereas R_{θJA} is determined by the user's board design.


(2) Device mounted on FR4 material with 1-in² (6.45-cm²), 2-oz (0.071-mm) thick Cu.

Product Folder Links: CSD18540Q5B






Max $R_{\theta JA} = 50^{\circ} C/W$ when mounted on 1 in² (6.45 cm²) of 2-oz (0.071-mm) thick Cu.



Max $R_{\theta JA} = 125^{\circ} C/W$ when mounted on a minimum pad area of 2-oz (0.071-mm) thick Cu.

5.3 Typical MOSFET Characteristics

 $T_A = 25$ °C (unless otherwise stated)




Submit Documentation Feedback

Copyright © 2014–2017, Texas Instruments Incorporated



Typical MOSFET Characteristics (continued)

 $T_A = 25$ °C (unless otherwise stated)







Figure 2. Saturation Characteristics









Figure 4. Gate Charge

Figure 5. Capacitance







Figure 6. Threshold Voltage vs Temperature

Figure 7. On-State Resistance vs Gate-to-Source Voltage



Typical MOSFET Characteristics (continued)

 $T_A = 25$ °C (unless otherwise stated)






Figure 8. Normalized On-State Resistance vs Temperature




Figure 9. Typical Diode Forward Voltage




Figure 10. Maximum Safe Operating Area






Figure 12. Maximum Drain Current vs Temperature

Submit Documentation Feedback

Copyright © 2014–2017, Texas Instruments Incorporated



6 Device and Documentation Support

6.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

6.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

6.3 Trademarks

NexFET, E2E are trademarks of Texas Instruments.

All other trademarks are the property of their respective owners.

6.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

6.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.


Product Folder Links: CSD18540Q5B



7 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

7.1 Q5B Package Dimensions




DIM		MILLIMETERS			
DIW	MIN	NOM	MAX		
Α	0.80	1.00	1.05		
b	0.36	0.41	0.46		
С	0.15	0.20	0.25		
c1	0.15	0.20	0.25		
c2	0.20	0.25	0.30		
D1	4.90	5.00	5.10		
D2	4.12	4.22	4.32		
D3	3.90	4.00	4.10		
d	0.20	0.25	0.30		
d1		0.085 TYP			
d2	0.319	0.369	0.419		
E	4.90	5.00	5.10		
E1	5.90	6.00	6.10		
E2	3.48	3.58	3.68		
е		1.27 TYP			
Н	0.36	0.46	0.56		
L	0.46	0.56	0.66		
L1	0.57	0.67	0.77		
θ	0°	<u> </u>			
K		1.40 TYP			

Submit Documentation Feedback

Copyright © 2014–2017, Texas Instruments Incorporated




7.2 Recommended PCB Pattern



For recommended circuit layout for PCB designs, see *Reducing Ringing Through PCB Layout Techniques* (SLPA005).

7.3 Recommended Stencil Pattern




Copyright © 2014–2017, Texas Instruments Incorporated

Submit Documentation Feedback



7.4 Q5B Tape and Reel Information



Notes:

- 1. 10-sprocket hole-pitch cumulative tolerance ±0.2.
- 2. Camber not to exceed 1 mm in 100 mm, noncumulative over 250 mm.
- 3. Material: black static-dissipative polystyrene.
- 4. All dimensions are in mm (unless otherwise specified).
- 5. A0 and B0 measured on a plane 0.3 mm above the bottom of the pocket.

Submit Documentation Feedback

www.ti.com 26-Apr-2025

PACKAGING INFORMATION

	lerable number	Status (1)	Material type	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
CSD1	8540Q5B	Active	Production	VSON-CLIP (DNK) 8	2500 LARGE T&R	ROHS Exempt	NIPDAU SN	Level-1-260C-UNLIM	-55 to 175	CSD18540
CSD18	3540Q5BT	Active	Production	VSON-CLIP (DNK) 8	250 SMALL T&R	ROHS Exempt	NIPDAU SN	Level-1-260C-UNLIM	-55 to 175	CSD18540

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated