# Final Projects The Register

Group 07: Denil Sabu, Oliver Huang, Matthew Hung





## Work Distribution

#### Denil:

- Write and Read decoder (2 variants) schematic and layout
- Routing from decoder to master and slave latches
- Top level layout with latched write decoder (scrapped)

#### Oliver:

- Write and Read decoder (2 variants) schematic and layout
- Standard cell layout (AND2, NOR4, etc)
- RF schematic
- Latched Write decoder layout (scrapped)

#### • Matthew:


- Slave latch redesign
- Top-level layout
- Some of vector testing for logical verification




# **Design Considerations**

Three main components: decoder, bit cell array, read select

- Decoder:
  - Build 4x13 decoder in one
  - Build 2x4 decoder and scale up
- Bit cell array:
  - Use 16x13 DFFs
  - Use 16x13 slave latches and 16x1 master latches at the top
  - Use a new SRAM design
- Read select:
  - Use 13:1 muxes for each bit
  - Use a tri-state inverter to disconnect un-read cells








# Key Architecture Details

- Decoder: built a 4x13 decoder in one
  - Used three decoders total (one for read\_1, one for read\_2, one for write)
  - The write decoder has AND gates attached to the output to AND the decoder enable signal with clk AND wr\_en
- Bit cell array: used 16x13 slave latches with 16x1 master latches
  - More efficient (in energy and area) than full DFFs
- Read select: modified slave latch to include tri-state inverters
  - More efficient (in energy and area) than full muxes
  - Output is "shorted" in schematic, but by definition of the regfile's function, only one cell can drive each output line at a time
  - Required redesign of slave latch but allowed for more compact design




### Schematic - Decoder

- Bubble method enables using less inverters
- NOR4 is made of two NOR2s and one AND
- Write decoder built off read decoder
- Added AND gates for the write enable signal within the schematic to reduce LVS
- Created clock tree due to large fanout
- Write is synchronous (shown in later slides)








Write Decoder



## Schematic - Master Latch

- Reused from DFAR and replaced NAND/NOR with INV due to no reset
- Added inverter before the output to maintain polarity of signal going into slave latches









## Schematic - Slave Latch

- Only when wl (write decoder, clk, and wren) is high does the memory update
- INV+TGATE on every output functions like a mux, to select only one line to read from (for each rd\_data\_0, rd\_data\_1)







# And now... the complete schematic





Please hold your applause until the end, no matter how impressed you are.













# Schematic - Register File






# Layout

- Minimise usage of metals above metal 3
- Made decoder wires compact in the middle so that enable signals could be routed in VDD and VSS
- Ensured that cells were only 1.4 micrometers pitch to align with write decoder
- Designed slave latch to be used efficiently so that connecting adjacent slaves would be easier for routing





# Layout





# Layout







# **Design Specifications**

#### **Schematic:**

• Energy per read/write:

Read: 1.29e-12

Write: 8.33e-12


#### **Layout:**

• Energy per read/write:

Read: 2.63e-12

Write: 1.05e-11

Time Analysis: time to see data update at read port top/bottom different addresses (longest paths through write decoder)



# Waveform - Sync Write








# Waveform- Sync Write






# Waveform- Sync Write






# Waveform- Overall Read/Write





## Waveform- Read





# Design Challenges

- Routing the signals in the slave latch was difficult since there were three enable signals (read 1, read 2, write)
- Tried to maintain only using metals 1-3 to avoid power dissipation
- The output of the decoders needed to be routed in the VDD and VSS regions and reconnected to the slave latches
- Read output was initially inverted, because we modified the slave latch output but did not add an offsetting inverter to the master latch



# 2-Minute Q&A

