psi46test at DESY

Daniel Pitzl, Claudia Seitz, DESY

09.12.2014

Contents

1 Introduction 1.1 Installation 1.2 Start 1.3 USB errors when connecting to the DTB 1.4 commands 2 Test software 2.1 DTB commands 2.2 ROC testing 2.2.1 DAC parameters 2.2.2 setting DAC parameters 2.2.2 setting DAC parameters 2.2.3 Starting up with a ROC 2.2.4 DAC scans 2.2.5 maps 2.2.6 sensor calibrate and bump bond test 2.2.7 data taking 2.3 Full modules 2.3.1 Module commands 2.3.2 Trimming a module 3 acronyms 4 algorithms 4.1 analog current 4.2 timing 4.3 threshold trimming 4.3.1 Global threshold 4.3.2 Vtrim	
1.2 Start	2
1.3 USB errors when connecting to the DTB 1.4 commands 2 Test software 2.1 DTB commands 2.2 ROC testing 2.2.1 DAC parameters 2.2.2 setting DAC parameters 2.2.3 Starting up with a ROC 2.2.4 DAC scans 2.2.5 maps 2.2.6 sensor calibrate and bump bond test 2.2.7 data taking 2.3 Full modules 2.3.1 Module commands 2.3.2 Trimming a module 3 acronyms 4 algorithms 4.1 analog current 4.2 timing 4.3 threshold trimming 4.3.1 Global threshold 4.3.2 Vtrim	. 2
1.4 commands 2 Test software 2.1 DTB commands 2.2 ROC testing 2.2.1 DAC parameters 2.2.2 setting DAC parameters 2.2.3 Starting up with a ROC 2.2.4 DAC scans 2.2.5 maps 2.2.6 sensor calibrate and bump bond test 2.2.7 data taking 2.3 Full modules 2.3.1 Module commands 2.3.2 Trimming a module 3 acronyms 4 algorithms 4.1 analog current 4.2 timing 4.3 threshold trimming 4.3.1 Global threshold 4.3.2 Vtrim	. 2
2 Test software 2.1 DTB commands 2.2 ROC testing 2.2.1 DAC parameters 2.2.2 setting DAC parameters 2.2.3 Starting up with a ROC 2.2.4 DAC scans 2.2.5 maps 2.2.6 sensor calibrate and bump bond test 2.2.7 data taking 2.3 Full modules 2.3.1 Module commands 2.3.2 Trimming a module 3 acronyms 4 algorithms 4.1 analog current 4.2 timing 4.3 threshold trimming 4.3.1 Global threshold 4.3.2 Vtrim	. 4
2.1 DTB commands 2.2 ROC testing .	. 4
2.2 ROC testing . 2.2.1 DAC parameters 2.2.2 setting DAC parameters 2.2.3 Starting up with a ROC 2.2.4 DAC scans 2.2.5 maps . 2.2.6 sensor calibrate and bump bond test 2.2.7 data taking 2.3 Full modules 2.3.1 Module commands 2.3.2 Trimming a module 3 acronyms 4 algorithms 4.1 analog current 4.2 timing 4.3 threshold trimming 4.3.1 Global threshold 4.3.2 Vtrim	4
2.2.1 DAC parameters 2.2.2 setting DAC parameters 2.2.3 Starting up with a ROC 2.2.4 DAC scans 2.2.5 maps 2.2.6 sensor calibrate and bump bond test 2.2.7 data taking 2.3 Full modules 2.3.1 Module commands 2.3.2 Trimming a module 3 acronyms 4 algorithms 4.1 analog current 4.2 timing 4.3 threshold trimming 4.3.1 Global threshold 4.3.2 Vtrim	. 4
2.2.2 setting DAC parameters 2.2.3 Starting up with a ROC 2.2.4 DAC scans 2.2.5 maps 2.2.6 sensor calibrate and bump bond test 2.2.7 data taking 2.3 Full modules 2.3.1 Module commands 2.3.2 Trimming a module 3 acronyms 4 algorithms 4.1 analog current 4.2 timing 4.3 threshold trimming 4.3.1 Global threshold 4.3.2 Vtrim	. 5
2.2.3 Starting up with a ROC 2.2.4 DAC scans 2.2.5 maps 2.2.6 sensor calibrate and bump bond test 2.2.7 data taking 2.3 Full modules 2.3.1 Module commands 2.3.2 Trimming a module 3 acronyms 4 algorithms 4.1 analog current 4.2 timing 4.3 threshold trimming 4.3.1 Global threshold 4.3.2 Vtrim	. 5
2.2.4 DAC scans 2.2.5 maps 2.2.6 sensor calibrate and bump bond test 2.2.7 data taking 2.3 Full modules 2.3.1 Module commands 2.3.2 Trimming a module 3 acronyms 4 algorithms 4.1 analog current 4.2 timing 4.3 threshold trimming 4.3.1 Global threshold 4.3.2 Vtrim	. 5
2.2.5 maps . 2.2.6 sensor calibrate and bump bond test 2.2.7 data taking 2.3 Full modules 2.3.1 Module commands 2.3.2 Trimming a module 3 acronyms 4 algorithms 4.1 analog current 4.2 timing . 4.3 threshold trimming 4.3.1 Global threshold 4.3.2 Vtrim	. 6
2.2.6 sensor calibrate and bump bond test 2.2.7 data taking 2.3 Full modules 2.3.1 Module commands 2.3.2 Trimming a module 3 acronyms 4 algorithms 4.1 analog current 4.2 timing 4.3 threshold trimming 4.3.1 Global threshold 4.3.2 Vtrim	. 7
2.2.7 data taking 2.3 Full modules 2.3.1 Module commands 2.3.2 Trimming a module 3 acronyms 4 algorithms 4.1 analog current 4.2 timing 4.3 threshold trimming 4.3.1 Global threshold 4.3.2 Vtrim	. 8
2.3 Full modules 2.3.1 Module commands 2.3.2 Trimming a module 3 acronyms 4 algorithms 4.1 analog current 4.2 timing 4.3 threshold trimming 4.3.1 Global threshold 4.3.2 Vtrim	. 8
2.3.1 Module commands 2.3.2 Trimming a module 3 acronyms 4 algorithms 4.1 analog current 4.2 timing 4.3 threshold trimming 4.3.1 Global threshold 4.3.2 Vtrim	. 8
2.3.2 Trimming a module	. 9
3 acronyms 4 algorithms 4.1 analog current 4.2 timing	. 9
4 algorithms 4.1 analog current 4.2 timing 4.3 threshold trimming 4.3.1 Global threshold 4.3.2 Vtrim 4.3.2 Vtrim 4.3.3 analog current 4.4.4 analog current 4.5 analog current 4.7 analog current 4.8 analog current 4.9 analog current 4.9 analog current 4.1 analog current 4.2 timing 4.3 threshold trimming 4.3 analog current 4.3 analog current 4.3 analog current 4.3 analog current 4.4 analog current 4.5 analog current 4.6 analog current 4.7 analog current 4.8 analog current 4.9 analog current 4.9 analog current 4.0 analog current 4.1 analog current 4.2 timing 4.3 threshold trimming 4.3 analog current	. 9
4.1 analog current 4.2 timing	10
4.2 timing	11
4.3 threshold trimming	. 11
4.3.1 Global threshold	. 11
4.3.2 Vtrim	. 11
	. 12
	. 12
4.3.3 trim bits	. 12
4.3.4 efficiency check	
4.4 pulse height tuning	

)	offli	offline processing				
	5.1	gain calibration	13			
	5.2	S-curves	14			
	5.3	bump bond test	15			
6	plot	${f s}$	18			

1 Introduction

psi46test is C++ code to test CMS pixel readout chips (ROCs) from a PC via USB and a pixel test board. It was developed by Beat Meier at PSI since 2006 to test analog psi46 ROCs with analog ATB test boards. Functions for digital psi46dig ROCs were added since 2012 and support for digital DTB test boards started in 2013. The code was developed under Windows but as plain C++ code without a graphical user interface it was always running under Linux or on Macintosh as well. The PSI code is available from git (git clone https://github.com/psi46/psi46test.git).

The DESY development branched off in March 2014 when DTB FW/SW version 2.0 appeared. The command line interface is kept. Output from tests is still written in ASCII format to the log file, but in addition ROOT histograms are booked, filled, stored, and displayed in a static canvas. The code is extended with higher level tests for optimizing DAC settings. The state of the ROC (and the test board) is represented in software. dacParamter and trimParameter files can be written in the same format as used by psi46expert and pXar. Code for the wafer prober at PSI was removed. The code is always tied to a specific version of the DTB firmware and software (via the RPC remote procedure call mechanism), which can be inspected at https://github.com/psi46/pixel-dtb-firmware). This manual is supposed to document the tests available in the DESY version of psi46test.

1.1 Installation

```
Install the usb driver library: libftd2xx.so from http://www.ftdichip.com/index.html A ROOT installation is required (and make, and a C++ compiler).

Install git. Register at http://github.com (invent a user name and password).

git clone https://user@github.com/clseitz/Psi46testDesy.git
cd Psi46testDesy

make clean

make
```

To become a developer (with git push rights) please ask Claudia. Seitz@desy.de to add your git user name. If any changes are made to the .cpp or .h files please use make clean first to ensure that everything recompiles properly.

1.2 Start

```
Connect a DTB via a USB cable to your computer. cd Psi46test
```

bin/psi46test d.log d.root

The second argument (root file name) is optional, if none is given plots are written out to Test.root. These files will be overwritten whenever the software is started again. You should see something like

```
instantiated a CTestboard
instatiating an iseg HV supply: (not required)
  unable to open comport: No such file or directory
  Cannot open COM port
  cannot open RS232 port (don't worry)
psi46test for DTB V2.2 (4.6.2014)
reading psi46test.ini...
logging to d.log
(If you get an USB error here that the port cannot be opened on your computer, exit or Ctrl-c follow the
instructions in 1.3.)
USB opened DTB_WS6MP2
DTB DTB_WS6MP2 opened
(if your output stops here, the DTB firmware may be outdated (before 2.0). You need a psi46test version compatible
with any FW from 1.06 to 1.26 and then upgrade dtb_v2.xy.flash to the current version)
--- DTB info-----
Board id: 77
HW version: DTB1.2
FW version: 2.2
SW version: 2.21
USB id: DTB_WS6MP2
MAC address: 40D85511804D
Hostname: pixelDTB077
Comment:
     _____
PC hash 333290928
DTB hash 333290928
RPC call hashes of PC and DTB match: 333290928
ROOT application...
+-cmd commands -----+
| help list of commands |
| exit exit commander |
| quit exit commander |
+----+
gainFile: /home/pitzl/psi/dtb/tst215/phroc-c405-trim30.dat
open ROOT window...
MyMainFrame...
open Canvas...
> exit
```

1.3 USB errors when connecting to the DTB

```
Under Linux try .initb.sh.
Under Mac try
  cd /System/Library/Extensions/IOUSBFamily.kext/Contents/PlugIns
  sudo mv AppleUSBFTDI.kext AppleUSBFTDI.disabled
  sudo touch /System/Library/Extensions
```

and reboot. This can cause problems when other devices are plugged in and you might have to reverse the change again.

1.4 commands

Commands are defined in cmd.cpp. To add a command, put the code in a new block CMD_PROC (cmdname) {} somewhere in the file and register it in the cmd() section (towards the end) with a help string: CMD_REG(cmdname, "cmdname <argument> explain what it does"). No header files are involved.

Commands may either be entered interactively at the prompt, or read from a file like script/mycmd.roc which gets called from the prompt by giving the file name without the .roc extension: > mycmd (the path script/ is defined in psi46test.ini).

Commands check for their mandatory arguments and don't execute if they are missing or out of range. help prints a list of commands with their parameters.

The state of the ROC (DACs, trims, thresholds) is represented in software. A test (e.g. a DAC scan) is supposed to restore the original state, unless a DAC is changed on purpose.

Commands and measurements are written to the log file. This used to be used for offline parsing, processing, and plotting. It is still useful for reconstructing the conditions under which a particular test in a session was executed. Measurements are now also written as 1D and 2D histograms into a ROOT file either Test.root or the filename you give it, for direct plotting and offline processing.

2 Test software

2.1 DTB commands

These commands don't require the presence of a ROC. Use them to check the USB connection and the board.

rpcinfo prints the list of functions available in the DTB SW via RPC.

upgrade dtb_v2.21.flash load new firmware/software into the FPGA. Wait until the LEDs are off. Exit psi46test. Power cycle the DTB (unplugging the power cable) to make sure that the new executable is loaded from EPROM.

help prints the list of commands defined in cmd.cpp

info prints DTB info

version prints DTB hardware, firmware, and software version numbers

boardid prints the production serial number

DAC	name	range	DAC	name	range
1	Vdig	0:15	17	PHOffset	0:255
2	Vana	0:255	19	Vcomp_ADC	0:255
3	Vsf	0:255	20	PHScale	0:255
4	Vcomp	0:15	22	VIColOr	0:255
7	VwllPr	0:255	25	Vcal	0:255
9	VwllSh	0:255	26	CalDel	0:255
10	VhldDel	0:255	253	CtrlReg	0, 4
11	Vtrim	0:255	254	WBC	0:255
12	VthrComp	0:255	255	RBreg	0:15
13	VIBias_Bus	0:255			

Table 1: DAC paramters for psi46digV2.1

welcome play the LED startup sequence

setled bits play with the four LEDs on the test board (bit pattern: 0 all off, 15 all on)

pon low voltage on

getva measure the analog supply voltage on the board

getvd measure the digital supply voltage on the board

va mV set the analog supply voltage (range 0 to 3000 mV, 1700 mV is fine)

vd mV set the digital supply voltage (range 0 to 3000 mV, 2500 mV is fine)

poff low voltage off. Do this before exiting from psi46test.

quit (or exit) closes the DTB (and RS232 iseg HV connection, if present), the log and ROOT files and ends psi46test.

Rename d.log and/or Test.root if you want to keep them, otherwise they get overwritten with the next start of psi46test.

2.2 ROC testing

2.2.1 DAC parameters

Table 1 shows the DAC parameters for psi46digV2.1.

2.2.2 setting DAC parameters

optia target set Vana to get the desired target analog current [mA], .e.g. optia 25

show current DAC settings (presumably, from book-keeping in psi46test; reading back DACs from the ROC is not possible)

dac number value set a DAC value (number is the DAC address). Some DACs have shortcuts:

vana value set Vana (check analog current with getia, 1 mA / 6 Vana DAC units)

vthr value set global threshold VthrComp

vcal value set test pulse amplitude

ctl set control register (0 = small Vcal, 4 = large Vcal, 1 = ROC off)

caldel col row measure pixel efficiency vs CalDel, set CalDel in the plateau region

caldelroc scan CalDel for the entire ROC (perfect pixels respond to all triggers, alive pixels have at least 50% response), sets CalDel in the plateau region

thrmap guess measure pixel threshold map for current settings (faster if guess is close to truth)

vthrcompi scan digital current vs global threshold, set VthrComp below the onset of the noise peak

vthrcomp target [guess] set VthrComp such that the minimum pixel threshold is at target Vcal units (faster if guess is near present threshold)

trim target set Vtrim and trim bits such that all pixel thresholds are as close as possible to target Vcal units

effmap nTrig measure efficiency map (PixelAlive) with n triggers per pixel

trimbits adjust trim bits to recover maximum efficiency

wtrim desc write current trim bits to trimParameters_cijk_desc.dat (or trimParameters_Dm_desc.dat
 for modules)

phmap trig measure pixel pulse height map

tune set gain and offset such that the pulse heights of all pixels are in 80% of the ADC range, for large and small Vcal, with 10% margins against overflows and underflows

2.2.3 Starting up with a ROC

Connect a ROC (or module) via adapter board and SCSI cable to the DTB. You may also want to connect bias voltage (e.g. -150 V) to the red-ringed lemo connector.

Start again: bin/psi46test c405.log

s405 execute start-up commands for a given chip (script/s405.roc). Loads test board and ROC configuration
sm start up a module

getid measure digital current, should be around 22-28 mA per ROC

getia measure analog current, should be around 25 mA per ROC. If it is around 5 mA the ROC is not properly programmed. Inspect the settings in the start script. The problem is either here, or the ROC is dead.

deser160 2D scan of clock phase and 160 MHz deserializer phase (for single ROCs), searching for the proper ROC header 7FA (hex). Sets the new values, if successful.

If you already have DAC and trim settings, you may load them:

rddac desc reads and loads dacParameters_cijk_desc.dat for a chip or dacParameters_Dm_desc.dat for a module

rdtrim_desc reads and loads trimParameters_cijk_desc.dat for a chip or trimParameters_Dm_desc.dat for a module

The following commands elicit a response from the ROC only if it is properly set up (Vana, WBC, CalDel, VthrComp are the most critical DACs). See below for more algorithmic procedures.

fire col row [nTrig] pulse one pixel. Columns are 0..51, rows are 0..79, default 1 trigger

arm col row enable column, un-mask one pixel and prepare it for calibrate pulses

arm col:col row:row enable range of columns, un-mask block of pixels and prepare for calibrate

single single calibrate event display (one cycle of reset-calibrate-trigger-token or whatever is programmed in the pattern generator)

cole col enable one column

cole col:col enable range of columns (e.g. cole 0:51 for all)

pixe col row unmask one pixel

pixe col:col row:row unmask block of pixels (e.g. pixe 0:51 0:79 for the entire ROC)

cal col row activate one pixel for calibrate

cal col:col row:row activate pixels for calibrate (columns and rows independently, at all intersections of col and row)

cald clear calibrate from all pixels

mask disable all pixels

cold col disable column

pixd col row disable (mask) pixel

2.2.4 DAC scans

For diagnostic purposes: scan a dac (or two) for one pixel or the entire ROC, and measure efficiency, pulse height, or threshold. The DAC value is restored at the end.

effdac col row dac count trigger responses (efficiency) for one pixel vs a DAC

phdac col row dac pulse height (ADC) vs DAC for one pixel

calsdac col row dac sensor calibrate pulse height (ADC) vs DAC at CtrlReg 4 (high range Vcal) for one pixel

thrdac col row dac threshold (in small Vcal units) vs DAC for one pixel

dacdac col row dacx dacy 2D DAC-DAC scan for one pixel, pulse height and efficiency (26 12 gives the tornado plot, 26 25 gives the time walk plot)

dacscanroc dac [nTriq] maps of pulse height and efficiency vs dac for all pixels (dac 25 at ctl 0 gives S-curves, dac 25 at ctl 4 gives gain calibration, dac 26 gives CalDel)

gaindac calibrated pulse height vs Vcal for all pixels, checks the gain calibration

2.2.5 maps

effmap nTrig pixel efficiency map (PixelAlive)

thrmap guess measure pixel threshold map for current settings (faster if guess is close to truth)

phmap nTrig pulse height map (vary vcal and ctl to explore the full range)

2.2.6 sensor calibrate and bump bond test

The ROC test pulse may be directed towards a pad on the surface of each pixel, inducing a (small) charge into the sensor across the air gap capacitance, which can be detected if the bump bond connection is good.

The tests internally select ctl 4 to get the large test pulse range (and restore the previous value).

cals col row active one pixel for sensor calibrate (requires cole col and pixe col row to see the response with single)

calsdac col row dac sensor calibrate pulse height (ADC) vs DAC at CtrlReg 4 (high range Vcal) for one pixel calsmap nTrig sensor calibrate pulse height map

bbtest nTrig sensor calibrate pulse height map with bump bond statistics (not fully efficient)

dadac col row dac1 dac2 2-D dac2 vs dac1 scan with 10 triggers for one pixel. dacdac 22 33 26 12 sets CalDel for cals

dacscanroc dac -nTrig sensor calibrate (selected by negative nTrig) pulse height and efficiency vs dac for all pixels (dac 12 at ctl 4 gives bump bond test)

2.2.7 data taking

The pattern generator on the DTB can be operated in a loop, repeating its programmed cycle (typically reset-cal-trigger-token = rctk) at an adjustable rate. The rate is determined by the clock frequency (typically $40\,\mathrm{MHz}$) and the sum of the delays in the pattern generator sequence (at least WBC) plus a programmable delay: R = f/N, e.g.

pgloop 1000 gives a rate of about 40 kHz

takedata period Take ROC data, decode, and plot

modtd period Take module data, decode, and plot

A DAQ process is started on the DTB such that the FPGA writes the describilized raw data into memory. Up to 50 M words (100 MB) can be stored. The pattern generator loop and the DAQ are stopped every few ms and the memory is readout via USB. This introduces some dead time but allows for almost concurrent decoding and display of the data.

The result are random trigger hit maps and pulse height distributions, which can be used with sources (X-ray, Sr, Ru), with fixed test pulse patterns (arm), or just with noise (at lowest thresholds, enable all pixels).

2.3 Full modules

2.3.1 Module commands

The start-up script for a module (like script/sm.roc) defines up to 16 active ROCs and the module number. Several commands listed above use the number of active ROCs (1 or more) to decide if a ROC (160 MHz Deser160 readout) or a module (400 MHz readout with TBM) is present. Module-specific commands:

sm start script for the module located in the scripts/ folder

optiamod 27 set analog current for each ROC independently. For Vana = 0 ROCs still draw 5 mA current and this offset needs to be subtracted when the dac is set.

vt script to measure the digital current as a function of VthrComp, sets VthrComp away from the noise level

modcaldel col row scan and set CalDel for each ROC using one pixel (needed after adjustment of VthrComp)

modpixsc col row nTrig S-curve for one pixel per ROC

modsc nTrig [step] S-curve for each pixel, give threshold map. use nstep 2 or 4 or 8 for speed-up

modvthrcomp target Set global threshold VthrComp for each ROC such that the softest pixel threshold is at target Vcal DAC units

modtrim target Set trim bits for all pixel such that the pixel threshold is at target Vcal DAC units

modmap nTrig Take a module efficiency and pulse height map (PixelAlive) with nTrig triggers

show1 dac show one dac value from all ROCs

modtune Set PH gain and offset for each ROC such that all pixels fit into the ADC range

modtd period take data with trigger rate 40 MHz / period

wdac DESCRIPTION write dac settings for all ROCs into textile

wtrim DESCRIPTION write trim settings for all ROCs into textile

rddac DESCRIPTION read dac settings for all ROCs into textile

rdtrim DESCRIPTION read trim settings for all ROCs into textile

2.3.2 Trimming a module

The following list of commands show an example of how to start with a new module, perform threshold trimming, and collect the relevant data for the gain calibration. Most of the commands don't produced any plots, in order to record a threshold map use the **modthrmap** command (not necessary for the trimming procedure, therefore written in parenthesis in the following list).

sm start script for the module




Figure 1: Threshold distribution before (left) and after (right) trimming to 32.

optiamod 27 set analog current for each ROC independently

modcaldel 22 33 adjust timing based on given pixel

vt set global threshold away from noise

modcaldel 22 33

modvthrcomp 42 pull lowest threshold pixel up to 42 (has to be safely away from trim target), Figure 2.3.2 on the left

modcaldel 22 33

(modthrmap)

modtrim 32 trim module to a threshold of 32 (Figure 2.3.2 on the left), if Vtrim is set to 1 then repeat modvthrcomp 42

(modthrmap)

ctl 0 set dac for lower test pulse

dacscanmod 25 10 2 gain calibration for low test pulses with 10 triggers and step size 2

ctl 4 set dac for higher test pulse

dacscanmod 25 10 2 gain calibration for high test pulses

3 acronyms

Some acronyms and ideosyncratic abbreviations (aka slang):

ROC Read Out Chip. Comes in two flavours: analog (2005, running in CMS) and digital (2012, for the upgrade), both in several versions.

DAC Digital to Analog Converter (from bits to volts)

ADC Analog to Digital Converter (from volts to bits)

HDI High Density Interconnect

TBM Token Bit Manager chip

DTB Digital Test Board (there was an ATB analog test board)

LVDS Low Voltage Differential Signalling (industry standard)

LCDS Low Current Differential Signalling (PSI Eigenbau)

I2C Communication. The industry standard is slow (50 kHz, write and read). The ROC uses Fast I2C (PSI Eigenbau at 40 MHz, write only)

SCSI 68 pin connector for cable between DTB and ROC or module adapter, up to 1 m.

4 algorithms

Details about algorithms that set DAC parameters.

4.1 analog current

DAC Vana controls the analog current that supplies pre-ampliefer and shaper of each pixel. The current is measured on the test board (getia). There is an offset current of about 5 mA per ROC for Vana = 0. At full range (Vana 255) the current is about 45 mA per ROC, with an approximately linear dependence and a slope of 1 mA / 6 DAC units. The design operating analog current is 24 mA / ROC. Command optia target takes the desired current [mA] as an argument and tries to adjust Vana accordingly. It usually succeeds in a few iterations.

4.2 timing

Coarse (unit: BC = clock cycles = 25 ns): WBC = tct - 7 for psi46digV2.1, WBC = tct - 6 for earlier digital ROCs, WBC = tct - 5 for analog ROCs, where tct ist the time between calibrate and trigger in the pattern generator sequence (e.g. WBC 99 for tct 106).

Fine: CalDel shifts the timing of the test pulse, unit: $1 \,\mathrm{DAC} \approx 0.4 \,\mathrm{ns}$, dynamic range $0..255 \approx 100 \,\mathrm{ns} = 4 \,\mathrm{BC}$.

4.3 threshold trimming

Symbolic equation: pixelThreshold = globalThreshold - Vtrim (15-trim bits), where the pixel threshold is determined from a Vcal scan with several triggers per point, searching for the point of 50% response. In low Vcal range (CtrlReg 0), a Vcal threshold of 30 DAC units corresponds to about 1500 electrons signal. VthrComp and Vtrim are global DACs, affecting the entire ROC, while the four trim bits can be set for each pixel individually. As the equation shows, the trimming can only lower the threshold from the value determined by VthrComp. The trim bits act inverted: 15 means no effect, while 0 gives the maximum threshold reduction as allowed by Vtrim. Due to transistor variations from pixel to pixel the untrimmed threshold distribution (Vtrim 0, trim bits 15) is rather broad, with an RMS of typically 6 Vcal DAC units and a non-Gaussian distribution that reflects geographical variations across the ROC. The goal of the trimming procedure is to sharpen the threshold distribution to about 1 Vcal DAC unit (50 e) and a mean value a low as possible, but staying clear by at least 6 σ from the noise level. The dynamic range of the threshold DACs is rather large (except for digV2 ROCs at nominal analog current), so that thresholds from 1 ke to 10 ke can be reached, in 50 e steps. The trimming procedure thus starts with selecting a threshold target (e.g. 30 Vcal DAC units), and adjusting the DACs and bits to reach that. A

second constraint can be derived from the threshold equation: a smaller value of Vtrim leads to a closer spacing of the trim bit steps and a sharper threshold distribution.

The trimming procedure starts by measuring the untrimmed threshold distribution and identifying one pixel with the highest and one with the lowest threshold (dead pixels are flagged and ignored).

4.3.1 Global threshold

VthrComp acts inversely: a smaller DAC setting gives a harder globalThreshold (higher in Vcal DAC units). VthrComp is determined from the lowest pixel in the untrimmed distribution, setting its threshold to the target value (and pulling all other pixels along): command vthrcomp target.

Changing the threshold may influence the timing of the comparator, so CalDel should be checked and adjusted (command caldelroc).

4.3.2 Vtrim

The pixel with the highest threshold in the untrimmed distribution is used to set Vtrim, since it needs the largest correction. Its trim bits are set to 0 for maximum effect and Vtrim is increased until the target threshold is reached (command trim target)

4.3.3 trim bits

The trim bits are set in five iterations in the same trim command. First, all trim bits are set to 7 (half way) and a threshold map is taken. Many pixels may already be in the noise and don't respond; this is recognized and their trim bits are increased again in subsequent steps. For the others, the measured threshold is compared to the target, and the trim bits are adjusted in steps of 4, 2, 1, and 1 units, with the appropriate sign. A final threshold map should be taken for documentation (command thrmap quess, where target is a good guess).

4.3.4 efficiency check

The trimming procedure requires only 50% response for a valid threshold measurement. Some pixels apparently end up too close to the noise and require some further trim bit adjustment. An efficiency map with e.g. 100 triggers per pixel is taken and all pixels below 100% are inspected. Their trim bits are increased in steps of one until 100% response or end of range at 15 is reached (command trimbits).

The trim bits can be written to an ASCII file (trimParameters chip.dat) with the comand wtrim chip.

4.4 pulse height tuning

Adjust gain and offset such that all pixel pulse heights fit into the 8 bit ADC range, for large and small Vcal. Leaving a safety margin of 22 ADC units at the top and 33 units at the bottom the available range is about 200 ADC counts. One pulse height ADC count then corresponds to 150 e charge, which is equal to the single pixel noise and the resolution loss due to digitization is smaller.

Starting from default gain and offset parameters, several pixel may be in ADC overflow or underflow. Here we use a trick taken from some ETH code: setting the gain DAC to minimum usually brings all pixels into the ADC range, with small spread, so a single test pixel is enough. Use the offset DAC to set this pulse height in the middle of the ADC range. Increase the gain until the top or bottom safety margin is reached. Take pulse height maps at

largest Vcal and close to threshold. Find the pixels with maximum large and minimum small response. Use these two pixels for final adjustment of gain and offset within the safety margins.

It is best to do pulse height tuning after threshold trimming to explore the low Vcal range.

tune col row pulse height tuning procedure using the given pixel for the first steps. Sets gain and offset DACs.

phmap nTrig take pulse height maps at large and small Vcal to verify te result.

The DACs used for offset and gain depend on the digital ROC version: for psi46dig and digV2 we use VoffsetOp (15) and VIref_ADC (20), while for psi46digV2.1 we use PHOffset (17) and PHScale (20).

5 offline processing

The ROOT and log files from some tests can be used for further processing and analysis, typically in ROOT.

5.1 gain calibration

Pulse height gain and offset varies from pixel to pixel. For best position resolution (using charge information) the variation should be calibrated out (can we quantify this? test beam analysis with the raw pulse height!). The calibrated pulse height distributions allow monitoring of the threshold and of the sensor charge collection efficiency in beam data.

The gain calibration starts from scans of pulse height vs test pulse amplitude, in low and high range:

ctl 0 small Vcal

dacscanroc 25 nTrig measure pulse height vs Vcal for each pixel, nTrig = 10 takes about 90 s, filling a 2D histogram PH_DAC25_CR0_map

ctl 4 large Vcal

dacscanroc 25 nTrig filling TH2D PH_DAC25_CR4_map

mv Test.root phroc-c405-Ia25-trim30.root

The gain calibration varies with several dacs (Vdig, Vana, Vsf, Vrg, Vtrim, VthrComp, PHOffset, PHscale) and with temperature.

It was found that the gain curve (PH vs Vcal) of digital ROCs is well described by a Weibull distribution function:

$$f = p_4 - p_3 \exp(-t^{p_2}), t = p_0 + x/p_1$$

where x is the test pulse amplitude (Vcal DAC) and f the measured pulse height [ADC]. p_4 is the asymptotic pulse height (in the saturation region), p_3 is the dynamic range from zero to saturation and the rest are shape parameters which can be given an interpretation by looking at the derivatives:

$$f' = p_3 p_2 t^{p_2 - 1} \exp(-t^{p_2})/p_1, \ f'' = -p_3 p_2 \exp(-t^{p_2}) \left((p_2 - 1) t^{p_2 - 2} - p_2 t^{p_2 - 1} \right) / p_1^2$$

f has an inflection point where f' has a maximum and where f'' has a zero, namely at $t_{inf} = ((p_2 - 1)/p_2)^{1/p_2}$. The maximum gain is then $f'(t_{inf})$. It turns out that p_0 is always very close to one (like 0.9998). It is thus tempting to reduce the number of parameters by setting p_0 to one. Furthermore, p_1 turns out to be rather large (10⁵ in Vcal DAC units), inviting one more approximation:

$$t^{p_2} \approx (1 + x/p_1)^{p_2} = \exp(p_2 \ln(1 + x/p_1)) \approx \exp(p_2 x/p_1)$$

leading to a double exponential

$$f \approx p_4 - p_3 \exp\left(-\exp(p_2 x/p_1)\right)$$

which is known as the Gompertz function. It describes the transition towards saturation quite well but has slope zero at x = 0 while the gain curve rises almost linearly from threshold. We use the Weibull fit (the tanh fit used for analog ROCs does not give a good discription of the turn-over towards saturation; it is too sharp).

The fit is done simultaneously to the low Vcal (x_0) and high Vcal (x_4) range measurements using one more parameter for rescaling Vcal: $x_0 = x_4/p_5$, where p_5 is around 7.

The fit is numerically problematic as not only do the parameter values range over several orders of magnitude (which could be cured by rescaling) but also their precisions. This is reflected in a huge condition number (10^{16}) for the Hessian matrix (which upon convergence is the inverse of the covariance matrix of the fit parameters). Convergence depends crucially on the start values for the parameters. However, we want to perform 10^8 fits automatically but successfully. Migrad (from Minuit) may converge for 95% to 99% of the pixels which is not good enough. A modern quadratic approximation optimization algorithm (BObyQA) or gradient based algorithms (the derivatives of f with respect the parameters p_i are analytic) like L-BFGS do not fare better. The best performance was found with the good old Nelder-Mead simplex algorithm, which reaches 100% convergence and finds the same χ^2 minimum as the other algorithms in the cases where they all converge.

In data analysis, and also for gain monitoring in psi46test, the inverse function is needed to translate a measured pulse height a from ADC counts into Vcal DAC units:

$$f^{-1} = p_1 \left(\left(-\ln\left((p_4 - a)/p_3 \right) \right)^{1/p_2} - p_0 \right)$$

which is nicely analytic but reveals one problem: the argument of the logarithm must be positive, thus the measured pulse height a must never fluctuate above the asymptotic value p_4 . A protection is put in place, leading to an artificial peak at large pulse heights (but reflecting the loss of pulse height sensitivity in the saturation region).

5.2 S-curves

S-curve is descriptive pixel slang for threshold curves as obtained from counting the number of pixel responses to a given number of triggers N as a function of a dac. Each response count n_i is drawn from a binomial distribution with unknown success probability. The fit involves a model for the success probability as a function of the dac. When the width of the threshold is governed by noise, a Gaussian error distribution ranging from 0 to 100% is well justified. In the presence of non-Gaussian tails one may try a Student's t distribution. A general threshold can often be parametrized by a Fermi function (which is equivalent to a tanh function). In all cases, the quoted threshold is defined as the dac value where 50% efficiency is reached. In this way, the threshold can also be determined without fitting, just by scanning the data curve, as is done in the FPGA. The width of the S-curve can be determined from the 10% to 90% range, which is 2.56σ for the Gaussian error distribution. If the gain calibration from Section 5.1

S-curve for ROC 0 row 2 col 0




Figure 2: Distribution of the number of responses as a function of Vcal fitted with an Error function for one pixel.

was executed beforehand one can use the outputfile that was already produced (for small pulses ctl 0), otherwise do:

ctl 0 Test should be done with small Vcal

dacscanroc 25 nTrig fills TH2D histograms for pulse height (PH_DAC25_CR0_map) and number of reponses (N_DAC25_CR0_map), S-curves are determined from the number of responses

```
mv Test.root scurves-c405-trim30.root
```

A script exists to analyze this root file, extract the number of responses histogram for each pixel, and perform a fit to the distribution as shown in Figure.

This plot is produced and a root tree is written out that can be used for further analysis.

```
root -l scurves-c405-trim30.root
.x ROCscurve_fit.C+
```

This will run for a bit and produce two output files: minscurves.ps (containing all the s-curve plots/fits for each pixel) and fit_results_scurve_{originalname}.root (containing a tree with threshold, sigma, fit stauts, and chisquare for each pixel).

The tree output file can be further analyzed with the following macro:

```
root -l fit_results_{originalname}.root
.x ROCscurve_ana.C
```

This creates the threshold and sigma distribution for all the pixels, as well as maps showing the threshold and sigma for each pixel and saves them in threshold_scurve.ps.

5.3 bump bond test

The ROC has a switch (cals) on each pixel which allows to send the test pulse to a pad on the top metal layer. When a sensor is present it forms a (small) air gap capacitance and some charge gets induced. When the bump bond is functional the pixel circuit amplifies the signal and if the threshold is sufficiently low it can be detected and read out. Two tests are available:




Figure 3: The top row shows the threshold distribution (left) and the width (sigma) of the error function (right) for all pixels on a ROC. The bottom row shows the threshold map (left) and sigma map (right) for all pixels.

bbtest nTrig fast map of all pixels' responses to cals pulses, done with the largest pulse (CtrlReg 4, Vcal 255) but with fixed threshold settings.

dacscanroc 12 -nTrig scan global threshold VthrComp while pulsing through the sensor (selected with negative nTrig). Should be done with large pulses (CtrlReg 4, Vcal 255).




Figure 4: perfectly efficient pixels vs analog current. $22\,\mathrm{mA}$ is required to reach the plateau. At large current the effective threshold is too high

6 plots




Figure 5: Responses vs CalDel for one pixel. tct 106. WBC 100 (red, 90 triggers), WBC 99 (blue, 100 triggers, working point), WBC 98 (green, 90 triggers), WBC 97 (black, 80 triggers).




Figure 6: CalDel scan for an entire ROC counting the number of fully responding pixels at each point at large Vcal. The working point is set on the plateau towards the left edge, to allow for timewalk at smallest pulse heights.




Figure 7: Single pixel S-curve: counting responses to 100 triggers as a function of the test pulse amplitude (in low range). The threshold is defined as the Vcal value where 50% efficiency is reached. The width of the curve is taken as a measure of the noise.




Figure 8: threshold distribution and map, untrimmed ${
m dig}{
m V2.1}$ chip




Figure 9: pixel threshold vs global threshold




Figure 10: Pixel threshold vs Vtrim for different trim bits: top (black): 15, 2nd (blue): 11, mid (green): 7, 4th (magenta): 3, bottom (red): 0 (at large Vtrim and and trim bits 0 the threshold approaches the noise level and the measurement becomes unreliable). The trim bit spacing is closer at smaller Vtrim, potentially leading to a sharper threshold distribution.




Figure 11: threshold distribution before (black-white) and after trimming (blue-yellow). The statistics box refers to the final distribution. 36 VcalDAC units corresponds to about 1.8 ke signal. The entire distribution can still be shifted around using the global threshold VthrComp while maintaining an RMS width of less than 2 DAC units.




Figure 12: Pixel threshold vs Vana. Threshold 255 means overflow (current too low or threshold too high). Changing Vana changes the working point of preamplifier and shaper and the baseline at the input to the comparator, thus changing the pixel threshold with fixed comparator settings (VthrComp, Vtrim). The order of setting the DACs matters: don't change Vana after trimming (or re-trim, or at least take a threshold map).




Figure 13: gain calibration: measure pulse height vs large (black) and small (blue) Vcal and perform common fit to Weibull distribution (magenta).




Figure 14: ROC pulse height distribution: raw ADC counts (black-white) and calibrated Vcal DAC (blue-yellow). The original Vcal was 150 DAC units.