

MIC-1

ECE20 Project

WS22

Inhaltsverzeichnis

1	Har	ware to exchange programms	1
	1.1	Memory-Manager	1
		1.1.1 Task	1
		1.1.2 Schematic	2
		1.1.3 Code	3
	1.2	UART module and multiplexing the UART interfaces	4
		1.2.1 Task	4
		1.2.2 Schematic / Block-design	5
		1.2.3 Code	6
	1.3	Sending Data via UART (Data Syntax)	7
2	VG.		9
	2.1	Task	9
	2.2	Original Design	9
		2.2.1 State Machine	10
	2.3	New Block Design	10
		2.3.1 State Machine	11
		2.3.2 Static Screen	12
3	$\mathbf{G}\mathbf{U}$		13
		3.0.1 GUI	13
		3.0.2 Protocol	14
		3.0.3 Code	18
		3.0.4 Send data	23
		3.0.5 Read data	24
A	VG.	code	25
	A.1	Original VGA Controller code	25
	A.2	New VGA Controller code	2 9
	A.3	Python script for making the Static Screen file	36
	A 4	ScreenBufferMem module code	38

1 Hardware to exchange programms

By generating the bitstream of the top-level design a program will be stored in the Main-Memory of the MIC-1. This program can be defined inside SystemVerilog/defines~add.sv.

In order to exchange to program which is stored inside the Main-Memory a Memory-Manager, UART-Register and a additional Multiplexer was designed.

1.1 Memory-Manager

The purpose of the Memory-Manager is to switch the connection of the main-memory from the MIC-1 to the UART-Register.




Abbildung 1.1: Blockdiagram of the new connection

1.1.1 Task

First it was needed to create a multipexer, the corresponding code can be seen in the code section. This module was later than integrated in the mic1_soc". For the integration of the module we needed to break up the old connections from the main-memoryto the mic1". The new inputs from the Uart and the outputs of the mic1"were assigned as inputs of the memory-manager and the outputs of the memory-manager assigned input of the main-memory. By this we can switch the inputs of the main-memory"between the mic1 and uart and overwrite the existing program.

1.1.2 Schematic




Abbildung 1.2: Schematic of the old connection




Abbildung 1.3: Schematic of the new connection

1.1.3 Code

Listing 1.1: Memory-Manager.

```
module memory_manager(
        input logic clk, sel,
        input logic wen_int, ren_int,
        input logic wen_ext, ren_ext,
        input logic [31:0] addr_int, wdata_int, input logic [31:0] addr_ext, wdata_ext,
        input logic [31:0] rdata,
        output logic wen, ren,
        output logic [31:0] addr, wdata, rdata int, rdata ext
9
10
12
        always comb begin
            case (sel)
13
            1'b0:
14
                 begin
15
                      wen = wen_int;
16
17
                      ren = ren_int;
                      addr = ad\overline{d}r_int;
18
                      wdata = wdata_int;
19
                      rdata int = rdata;
20
21
                      rdata_ext = 'h00000000;
                 end
22
23
            1'b1:
24
                 begin
                      wen = wen_ext;
25
26
                      ren = ren_ext;
                      addr = ad\overline{d}r_ext;
27
                      wdata = wdata ext;
28
                      rdata int = \frac{1}{h}000000000;
29
30
                      rdata ext = rdata;
                 end
31
             endcase
        end
33
34 endmodule
```

Listing 1.2: Integration of the Memory-Manager in the MIC-1 SOC.

```
memory_manager#(
       )memory_manager (
2
       . clk
                   (clk),
       . sel
                    (sel_uart),
                   (mem_write && mic1 run),
       .wen int
                   (mem_read && mic1_run),
       .ren_int
       .addr int
                   (mem addr),
       .wdata_int (mem_wdata),
       . wen _ext
9
                   (w_en),
10
       .ren_ext
                    (r_en),
       .addr_ext (w_adress),
12
       .wdata_ext (w_data),
       .rdata_int (mem_rdata),
13
14
       .rdata_ext (r_data),
       . wen
                    (mm wen),
       .ren
                    (mm ren),
16
       .addr
                    (mm_addr),
17
                   (mm_wdata),
(mm_rdata)
       . wdata
18
19
       .rdata
       );
20
21 endmodule
```

1.2 UART module and multiplexing the UART interfaces

1.2.1 Task

The already existing implementation of the MIC-1 processor, shall be extended with a UART-Interface, which enables to write data directly into the the registers of its BRAM. In the beginning the UART IP-Core was tested with a Virtual I/O block, to get familiar with its functionality. From this point the Interface was successively extended with a BRAM Block, to simulate the memory of the microprocessor. At this stage the implementation was ready to be tested with the GUI's interface. In the last process the virtual components were removed and connected with the existing top level design. A system analyzer could show the output at this moment, which was eventually replaced with the VGA Interface.

Previously the program to be run on the microprocessor was generated within the Bitstream. With the addition of the UART Module a new microprogramm can be sent to the Block Ram. Since the input data to the MBR (Memory Buffer register) and the UART Module use the same UART interface a multiplexer has to be added, to avoid collision of data. This multiplexer derives whether data shall be sent to the memory or straight to the MIC's ALU via the MBR and allows the communication to strictly either and keeps the other on IDLE (HIGH = "d1"). The switch is mapped to a hardware switch on the Basys3 board (T1) and well as the TX and RX are mapped to hardware ports (TX = B18, RX = A18). The clock was connected to the synchronized system clock.




Abbildung 1.4: Adressing of the UART module

1.2.2 Schematic / Block-design




Abbildung 1.5: Blockdiagram of the two first testing stages




Abbildung 1.6: Schematic of the UART module including the MUX connected to the MIC SOC

All the tests were performed in the Block Design domain. The final implementation was done manually in VHDL.

1.2.3 Code

Listing 1.3: Source Code of the $\max_{d} emux$.

```
'timescale 1ns / 1ps
module MUX_DEMUX(
        input SEL, input TX_GUI,
        input TX_UART,
input TX_MIC,
output RX_UART,
         output RX MIC,
         output RX_GUI
 9
10
         );
         reg RX_UART, RX_MIC, RX_GUI;
11
12
         always@*
         begin
13
              case (SEL)
14
                   0 : begin
15
                   RX_UART = TX_GUI;
RX_GUI = TX_UART;
16
17
                   RX_MIC = 1;
18
19
                    end
20
                    1 : begin
21
                   RX_MIC = TX_GUI;
22
                   RX_GUI = TX_MIC;
RX_UART = 1;
23
24
                   end
25
              endcase
26
        end
27
28 endmodule
```

1.3 Sending Data via UART (Data Syntax)

The UART module has four 32-bit output registers (reg000-003) which communicate with the BRAM. The first register contains the address of the memory cell, the second the data, reg002 enables writing while reg003 toggles the GLOBAL ENABLE. To address the UART output register the command to be sent looks like following:




Abbildung 1.7: BRAM adressing



Abbildung 1.8: Syntax to send data to the UART output registers

with the first character reading (r) or writing (w) will be selected. The next 4 digit hex value addresses the output register, while the final 8 digits contain the actual data in hexadecimal. and example to send 0xFFFF to address 0 of the BRAM:

 $$w0000\ 0000\ 0000\ -> select\ address\ 0$$ $w0001\ 0000\ FFFF\ -> write\ data\ 0xFFFF$$ $w0002\ 0000\ 0001\ -> enable\ the\ BRA$$ $w0003\ 0000\ 0001\ -> write\ enable$

rection VIO
out hw_vio_1

 ${\bf Abbildung\ 1.9:\ output\ at}$

2 VGA

2.1 Task

The purpose of the VGA controller will be to display the important registers of the MIC-1 microcontroller on the screen. These registers are the Stack Pointer, the Accumulator, the Program Counter and a few more. Therefore a VGA Controller has to be implemented in Vivado for the Basys3 FPGA board, which will be connected with the display over a VGA cable. The Controller will be implemented by using Verilog modules in Vivado and connecting them in a Block Design. In this implementation, a resolution of 640 pixels by 480 pixels is used for the screen, a refresh rate of 60Hz and 12 bits per pixel for the colors(red, green and blue). This part of the project will be an additional feature on an existing VGA Controller that one of the contributors of this project already worked on.

2.2 Original Design

In Figure 2.1 the original Block Design is shown. This design will be changed to fulfill the desired requirements, stated here above.

This implementation of the VGA Controller is a simple text editor. The inputs of the Block Design iIncr, iExtra, iStop are buttons and iSw0, iSw1 are sliders. Each slider could be on or off and for each position of the sliders the buttons have a different purpose. The implementation of the buttons could show a lower case character on the screen or make a space, enter, change the characters to upper case... The iRst is a button to reset the whole screen and the iClk is the input clock which is used for updating the screen. It is initialized at 100MHz but the Clocking Wizard module in Figure 2.1 decrements it to 25MHz. This clock signal ensures that we have a refresh rate of 60Hz.




Abbildung 2.1: Original Block Design

The outputs of the block design are directly connected with the VGA module on the Basys3 board. The output ports oHS and oVS are respectively the horizontal sync and the vertical sync. This means that those represent the position which the VGA is updating the color of a pixel on the screen. The oRed, oGreen and oBlue are each 4 bit signal. Those are used to set the color of the pixel when the VGA is updating it.

The modules that are relevant for this project are the Debounce_Switch, the num_capture_4bit and the ScreenBufferMem. The num_capture_4bit is the module where the State Machine is defined and is discussed in

section 2.2.1. The ScreenBufferMem module is important to show the a Static part on the screen, this is also discussed further in the document in section 2.3.2. The Debounce_Switch module is used because when the switch is switched there is a small time when the slider is in an undefined state. This is unwanted, because if a button is pressed and the switch is undefined, there is no case that is valid, so it will give an error. In this case, this is because 0 and 1. It is shown in Figure 2.2. Here in the figure, 5 Volts corresponds that the Switch is ON, at 0 Volts the switch is OFF. For the buttons a Debounce module is not needed.




Abbildung 2.2: Debounce Switch

2.2.1 State Machine

This initial State Machine will start updating the screen in the top left pixel of the screen. Then it will go from left to right on the screen and when it reaches the right side, the row variable will be incremented so that the next pixel, is the pixel on the second row, first column. This will go on till it reaches the end of the screen and then the position will be reset to the initial position, the left top pixel.

The code of the State Machine is divided in four parts. The first one is the input, outputs and all internal variables and signals A.1. The next is the Next State Logic A.2. Then the Output Logic A.3 and the last one is the State Register A.4.

2.3 New Block Design

The new Block Design is shown in Figure 2.3. The difference from the original Block Design 2.1 is that there are a number of new inputs. Only the implementation of the reset button (iRst) and the clock (iClk) are kept the same. There is also an extra input switch (iSwUpdate), when the switch is ON the screen is updated otherwise the screen will keep on displaying the same values. Another additional output is added, this is the clock signal that is 25MHz (oClk25). This is added because this whole Block Design is added to the MIC1-project in Vivado and to have no complications it needs to work on the same clock signal. This means that the oClk25 is the input clock signal of the MIC1-project. Next the internal code of the num_capture_4bit module is changed, because there is the State Machine 2.3.1 defined.




Abbildung 2.3: New Block Design

2.3.1 State Machine

Firstly all the input variables were added A.5, line 5-10. Also some states were deleted and update states were added, line 21-35. In these update states, the value of the internal register is continuously updated. For these new states the State Logic is defined A.6. For every case in the State Logic, there is defined when the current state needs to be updated. In the Output Logic A.6, the next pixel that needs to be updated is defined. Lastly in the State Register A.8 the value of the pixel is defined.

2.3.2 Static Screen

The purpose of the VGA Module is that it can show the internal registers of the MIC1 microcontroller. Thus on the screen will be the names of the registers and those values. The values need to be updateted all the time but the names are static. In the ScreenBufferMem module from Figure 2.3 a memory file can be uploaded that represents the static screen. Beware that the screen is divided in blocks to display the character. The screen has a size of 15x40 blocks.

If you want to change the static screen, follow these steps:

- 1. Make a .txt file with 15 rows and 40 columns that represent your new static screen, example 2.4. (Notepad++ recommended)
- 2. Save the .txt file on your computer.
- 3. Run this Python script A.9, it will open a file explorer where you need to select the .txt file.
- 4. The .mem file needed for the static screen gets saved in your Downloads folder.
- 5. Add the .mem file in the Vivado project and change the file in the ScreenBufferMem module to the new .mem file on line 21 in the code A.10.

Abbildung 2.4: Example of a static screen in Notepad++

3 GUI

3.0.1 GUI

A Python file which includes a graphical user interface (GUI) was created to exchange the program on the MIC. With this GUI, it is easy and intuitive to interact with the MIC by connecting the Basys 3 board with a serial port. The TKinter framework was chosen as it is already included in the Python standard library and therefore no additional dependencies are required. TKinter is also very user-friendly.




Abbildung 3.1: GUI

The GUI includes various Buttons. The upper four buttons are used when sending a single line to the MIC-1.



Abbildung 3.2: Buttons of the GUI

3.0.2 Protocol

Before sending a file, the MIC-1 should be connected via UART. To do that choose the COM-Port in the Window COMx:




Abbildung 3.3: UART Connection

When the MIC-1 is successfully connected, the word Connect is displayed in the button table.




Abbildung 3.4: Completed UART Connection

The File path is displayed in the upper left corner of the GUI. The number of lines in the file is shown in the Button Status Table. In addition, the content of the file is displayed in the File Code Window.




Abbildung 3.5: Open a mem file

The mem file can be selected after pressing the button *Open Script*.




Abbildung 3.6: Search for Mem file in explorer

When the user presses the Send button for the MEM file the file data get send address by address (line by line) to the registers of the microcontroller.



Abbildung 3.7: Send mem file to MIC-1

To read back the memory from the MIC-1 the user has to press the *Read* Button. The GUI reads back the data from every address and displays it in the *Table with content of register*.




Abbildung 3.8: Read registers of MIC-1

3.0.3 Code

First the MIC1 class is defined with an __init__ method. In the __init__ method, several global variables (such as serial_data, filter_data, serial_object...) are defined. These variables are later used in different methods. Also a Tkinter window and its title is created in the __init__. The size of the window is set to fill the entire screen. In the last line the create_widgets method is called, which creates the buttons and fields that are displayed in the GUI. The create widgets method is going to be described later.

The run method start the Tkinter main loop, which updates the GUI and waits for user input.

Listing 3.1: Initialisation and main loop

```
class MIC1:
      def
            _init__(self):
           #declare global variable
           self.serial_data = ''
           self.filter data = ''
6
           self.update\_period = 5
           self.serial object = None
           self. file = None
9
           self.filename = None
           self.BRAMenable = "w00020000001"
11
           self.Wenable = "w00030000001"
12
           self.BRAMdisable = "w000200000000"
13
           self.Wdisable = "w000300000000"
14
15
           #create a window
16
           self.window = tk.Tk()
           self.window.title('MIC-1')
18
19
           w, h = self.window.winfo screenwidth(), self.window.winfo screenheight()
           self.window.geometry("%dx%d+0+0" % (w, h))
20
           self.uartState = False
21
           self.create widgets()
22
23
      #mainloop
      def run(self):
25
           self.window.mainloop()
```

The connect method is used to establish a connection with the connected Baysy3 board over a serial port. It uses the Serial class from the 'serial' module to open a serial port specified by the user in the GUI and sets the baud rate. It also starts a new thread with the get_data method which runs in the background and continuously reads data from the device and updates the status window. After the device is connected, Connected in the button status window, so the user knows the connection was established successfully.

To then close the serial port connection again a disconnect method is made. If the device is disconnected, "Disconnectedis printed in the button status window.

Listing 3.2: UART Connection

```
#connect uart
def connect(self):
    global serial_object

port = self.entryCOM.get()
baud = self.entryBaudrate.get()
self.serial_object = serial.Serial('COM' + str(port))
self.serial_object.baudrate = baud

t1 = threading.Thread(target=self.get_data)
```

```
t1.daemon = True
13
           t1.start()
14
            connected = Label(self.buttontable, text="Connected")
           connected . grid ()
16
       #disconnect uart
18
       def disconnect(self):
19
            global serial object
20
21
            self.serial object.close()
22
23
            disconnected = Label(self.buttontable, text="Disconnected")
24
            disconnected . grid ()
25
```

The get_data method reads data from the device using the 'serial_object' variable defined earlier and inserts the data it in the status window in the GUI.

Listing 3.3: get data method

```
2
      #get data from mic and display in status window
      def get data(self):
           global serial object
           global filter_data
6
           while (1):
               try:
                    self.status.insert(END, self.serial object.read(8))
                   self.status.insert(END, "\n")
               except TypeError:
13
                   pass
14
               self.window.update()
           self.status.insert(END, "\n")
16
           self.status.update()
17
```

The processButtonSend method is called when the user clicks the SSend"button. Before pressing the SSend"button the user also must select between read", "writeör "1 line".

If the readöption is selected, it sends the address and the read command to the device. The address is taken from the entry address widget and the read command is r0100". The commands are encoded as bytes and sent through the serial connection represented by the serial_object variable. The received data is logged in the status window. The sent commands are displayed in the text window.

If the "writeöption is selected, it sends both the address and the data to the device. The address is taken from the entry address widget and the data is taken from the entry data widget. First the address is sent and than the data. The sent commands are displayed in the text window.

If the "1 lineöption is selected, it sends the data that is typed in from the user as a single command to the device. The data is taken from the entry data widget. The sent command and any received data are logged in the text and status window.

In all three cases, the function uses the write method of the serial_object variable to send the commands and the read method to receive any data. The time.sleep function is used to wait for a short period of time to allow the device to process the command and respond.

Listing 3.4: processButtonSend

```
#read from mic or write to mic, data and adress
       def processButtonSend(self):
2
           global serial_object
           global text
           selection = self.action.get()
           #if read is selected, send adress and read command
           if selection == "read":
                send_to_adress = self.entryadress.get()
                send_adress = send_to_adress
10
                self.serial object.write(str.encode("w000000000" + send adress))
11
                self.text.insert(END, str.encode("w000000000" + send_adress))
12
                \verb|self.text.insert(END, "\n")|\\
13
                self.serial object.write(str.encode("r0100"))
14
                self.text.insert(END, str.encode("r0100"))
15
                time.sleep(0.1)
16
                \verb|self.text.insert(END, "\n")|\\
17
                self.status.insert(END, "\n")
18
19
                {\tt self.status.insert\,(END, self.serial\_object.read\,()\,)}
                self.status.insert(END, "\n")
20
           #if write is selcted, send adress and data
22
           if selection == "write":
23
               send_data = self.entrydata.get()
24
               send_to_adress = self.entryadress.get()
send_adress = send_to_adress
25
26
                self.serial object.write(str.encode("w000000000" + send to adress))
27
28
                self.text.insert (END, str.encode("w000000000" + send\_adress))
                self.text.insert(END, "\n")
29
                self.serial object.write(str.encode("w0001" + send data))
30
                self.text.insert(END, str.encode("w0001" + send data))
31
                self.text.insert(END, "\n")
33
           \#if 1 line is selected, just sends the one line that was entered in the
               data entry box
           if selection == "1 line":
35
                send data = self.entrydata.get()
36
                self.serial object.write(str.encode(send data))
37
                self.text.insert(END, str.encode(send_data))
38
                self.text.insert(END, "\n")
39
                self.status.insert(END, "\n")
                {\tt self.status.insert\,(END, self.serial\_object.read\,()\,)}
41
                self.status.insert(END, "\n")
```

The method called create_widgets is used to create and layout various elements (widgets). Buttons, labels, text boxes, entries and lableframes were used. Elements are created by calling a specific class constructor, such as tk.Label, tk.Entry, or tk.Button, and passing the root window as the first argument. Various properties of the widget can be set, such as its size, position, background color, font, and event handlers, by passing additional arguments to the constructor or by calling specific methods on the widget object. The grid method is used to position the element within the window, using row and column coordinates.

Listing 3.5: $create_w idgets$

```
self.globalenablebutton = Button(self.buttonframe, text='Global Enable',
                               fg='red', command=self.clickGlobalEnable)
9
           self.globalenablebutton.grid(row=3, column=1,sticky=W+E, padx=2, pady=2)
           self.globaldisablebutton = Button(self.buttonframe, text='Global Disable
                               fg='blue', command=self.clickGlobalDisable)
13
           self.globaldisablebutton.grid(row=4, column=1,sticky=W+E, padx=2, pady
               =2)
           self.writeenablebutton = Button(self.buttonframe, text='Write Enable',
16
                               fg='violet', command=self.clickWriteEnable)
17
           self.writeenablebutton.grid(row=5, column=1,sticky=W+E, padx=2, pady=2)
18
19
           self.writedisablebutton = Button(self.buttonframe, text='Write Disable',
20
                               fg='purple', command=self.clickWriteDisable)
21
           self.writedisablebutton.grid(row=6, column=1,sticky=W+E, padx=2, pady=2)
23
24
          #call a python script
25
           self.callscript = Button(self.buttonframe, text="Open Script", command=
26
               self.fileDialog)
           self.callscript.grid(row=7, column=1, sticky=W+E, padx=2, pady=2)
27
28
          #Frame to display file code
29
           self.textframe = LabelFrame(self.buttonframe, labelanchor='nw', text='
               File Code:')
           self.textframe.grid(row=8, column=1, sticky=S + SW)
31
           self.frameText = Text(self.textframe, width=50, height=30)
32
33
           self.frameText.grid(row=1, column=1, sticky=S + W)
34
          #lable to display path of the file that is open
35
           self.label = ttk.Label(self.buttonframe, text="")
36
           self.label.grid(row=0, column=1, sticky="ew", padx=5, pady=3)
37
          #create frame for the status of the button and to display number of
39
               lines from the imported file
           self.buttonstatusframe = LabelFrame(
40
41
               self.window, labelanchor='nw', text="Button Status", width=25)
           self.buttonstatusframe.grid(row=2, column=2, sticky=N + S + W + E)
42
43
44
          #canvas to write the status (disconnected/connected uart)
           self.buttontable = tk.Canvas(self.buttonstatusframe,
45
                                    width = 100, height = 400)
46
           self.buttontable.grid(column=2, row=1, padx=5, pady=5)
47
48
          #space to display number of lines from the imported file
49
           self.numberlines = Label(self.buttontable, text='')
           self.numberlines.grid()
51
          #create frame to display the content of the register
53
           self.statusframe = LabelFrame(self.window, labelanchor='nw',
54
                                    text="Table with content of register", width=50,
                                       bd=3)
           self.statusframe.grid(row=2, column=3, sticky=N + S)
          #textbox to display status of register
           self.status = Text(self.statusframe, width=50, height=40)
59
60
           self.status.grid(row=1, column=1, sticky=N + S)
61
          # create frame for uart
62
           self.dataframe = LabelFrame(self.window, text='UART', width=50)
           self.dataframe.grid(column=5, row=2, sticky=N+W+S)
64
65
          #frame for uart settings (com/baudrate)
66
           self.uartframe = LabelFrame(self.dataframe, text='UART settings', width
               =50)
```

```
self.uartframe.grid(column=1, row=1, sticky=N+W+S+E)
68
69
           #lable and entry for the COM
70
            self.labelCOM = Label(self.uartframe, text="COMx: ", width=15)
           COM = StringVar()
72
            self.entryCOM = Entry(self.uartframe, textvariable=COM, width=15)
73
            self.labelCOM.grid (row=1, column=1, padx=2, pady=2)\\
74
            self.entryCOM.grid(row=1, column=2, padx=2, pady=2)
76
           #lable and entry for the baudrate
            self.labelBaudrate = Label(self.uartframe, text="Baudrate: ", width=15)
78
            self.Baudrate = StringVar(value="9600")
79
            self.entryBaudrate = Entry (self.uartframe, textvariable = self.Baudrate,
80
               width = 15)
            self.labelBaudrate.grid(row=2, column=1, padx=2, pady=2)
81
            self.entryBaudrate.grid(row=2, column=2, padx=2, pady=2)
82
           #blank lable between buttons and entry boxes
84
           self.blank label = Label(self.uartframe, text="", width=5)
85
            self.blank label.grid(row=1, column=3, columnspan=1)
86
87
           #connect button for uart
           self.buttonC = tk.Button(self.uartframe, text="Connect", command=self.
89
                connect, width=15)
            self.buttonC.grid(row=1, column=4, padx=2, pady=2, sticky=E)
90
           #connect button for uart
92
            self.buttonD = tk.Button(self.uartframe, text="Disconnect", command=self
93
                .disconnect, width =15)
            self.buttonD.grid(row=2, column=4, padx=2, pady=2, sticky=E)
           #frame to communicate (write/read) with the MIC
96
            self.adressframe = LabelFrame(self.dataframe, text='Parameters:', width
97
            self.adressframe.grid(column=1, row=3, sticky=N+W+S+E)
98
99
100
           #lable read and write
            self.labelaction = Label(self.adressframe, text="Read / Write: ", width
                =15)
            self.labelaction.grid(row=4, column=1, padx=2, pady=2)
           #to choose if read from or write to the MIC or jus send one line
            self.choices = ['read', 'write', '1 line']
            self.action = StringVar()
106
            self.action.set('read')
            self.actiondata = OptionMenu(self.adressframe, self.action, *self.
108
               choices)
109
            self.actiondata.grid(row=4, column=2, padx=2, pady=2)
           #button to send file
111
            self.buttonSendmem = Button(self.adressframe, text="Send mem", command=
                self.processButtonSendmem, width=15)
            self.buttonSendmem.grid(row=5, column=4, padx=2, pady=2, sticky=tk.W)
113
114
           #read button
            self.buttonRead = Button(self.adressframe, text="Read", command=self.
116
                processButtonRead, width=15)
            self.buttonRead.grid(row=6, column=4, padx=2, pady=2, sticky=tk.W)
117
118
119
           #button to send adress/data
            self.buttonSend2 = Button(self.adressframe, text="Send", command=self.
120
               processButtonSend, width=15)
            self.buttonSend2.grid(row=4, column=4, padx=2, pady=2, sticky=tk.W)
           #blank lable to keeo the gui clean
123
            self.blank label2 = Label(self.adressframe, text="", width=5)
            self.blank label2.grid(row=1, column=3, columnspan=1)
125
```

```
#lable and entry box for adress
127
            self.labeladress = Label(self.adressframe, text="Adress: ", width=15)
128
            self.adress = StringVar()
129
            self.entryadress = Entry(self.adressframe, textvariable=self.adress,
                width = 15)
            self.labeladress.grid(row=5, column=1, padx=2, pady=2)
131
            self.entryadress.grid(row=5, column=2, padx=2, pady=2)
           #lable and entry box for data
            self.labelData = Label(self.adressframe, text="Data: ", width=15)
            self.Data = StringVar()
136
            self.entrydata = Entry(self.adressframe, textvariable=self.Data, width
               =15)
            self.labelData.grid(row=6, column=1, padx=2, pady=2)
138
            self.entrydata.grid(row=6, column=2, padx=2, pady=2)
139
140
           #button to clear the status and the send data window
141
            self.buttonRead = Button(self.adressframe, text="Clear Window", command=
142
                self.processButtonDelete, width=15)
            self.buttonRead.grid(row=7, column=4, padx=2, pady=2, sticky=tk.W)
143
144
           #frame to display send data
145
            self.labelOutText = LabelFrame(self.dataframe, text="Send Data:", width
            self.labelOutText.grid(row=6, column=1, sticky=S+W)
            self.text = Text(self.labelOutText, width=50, height=26)
148
            self.text.grid(row=7, column=1,sticky=S+W+E)
149
```

3.0.4 Send data

The function called processButtonSendmem sends the contents of a file to the serial object.

The function operates as a loop that runs num_lines times. num_lines Is the variable that holds the number of lines that the file has that is going to be send. For each iteration, the following steps are performed:

Listing 3.6: processButtonSendmem

```
#send the whole (mem) file

def processButtonSendmem(self):

global file

global filename

global serial_object

global BRAMenable

global BRAMdisable

global Wenable

global Wdisable

global num_lines
```

```
adress = "0".zfill(2)
13
           for intadress in range(1, num_lines):
14
               self.serial object.write(str.encode("w000000000" + adress))
               self.text.insert(END, str.encode("w000000000" + adress))
16
               \verb|self.text.insert(END, "\n")|\\
17
               file = open(filename, 'r')
18
               memdata = file.readlines()[intadress]
19
               memdataupper = str.upper(memdata)
               self.serial_object.write(str.encode("w0001" + (memdataupper)))
21
               self.text.insert(END, str.encode("w0001" + (memdataupper)))
22
               self.text.insert(END, "\n")
23
               if adress == "01":
24
                   self.serial_object.write(str.encode(self.BRAMenable))
25
                   self.text.insert(END, str.encode(self.BRAMenable))
26
                   self.text.insert(END, "\n")
               self.serial_object.write(str.encode(self.Wenable))
28
               self.text.insert(END, str.encode(self.Wenable))
29
               self.text.insert(END, "\n")
30
               self.serial object.write(str.encode(self.Wdisable))
31
               self.text.insert(END, str.encode((self.Wdisable)))
               self.text.insert(END, "\n")
33
               intconadress = int(adress, base=16)
               intconadress +=1
35
               if intconadress % 16 == 0:
36
                   hexa = hex(intconadress)
37
                   hexadress = hexa.strip('0x')
                   hadress = str(hexadress + "0")
39
40
                   hexa = hex(intconadress)
41
42
                   hexadress = hexa.strip('0x')
                   hadress = str(hexadress)
43
               uppercaseadress = str.upper(hadress)
45
               adress = uppercaseadress.zfill(2)
               file.close()
46
           adress = "0"
           file . close()
```

3.0.5 Read data

The function processButtonRead reads the registers of the MIC-1. For that the function sends the Wdisable command in the beginning.

The function operates as a loop that runs num_lines times. num_lines Is the variable that holds the number of registers the function has to read out. It is given by the function processButtonSendmem.For each iteration, the following steps are performed:

The address of the memory location to be written to is set by concatenating "0" with the current iteration number, padded with zeros to a total of 2 characters. First the write command (the string "w00000000000followed by the current address) is sent. To read out the registers the read command (the string r0100") is sent. The address is incremented and converted to uppercase hexadecimal format. The resulting string is padded with zeros to a total of 2 characters. After the loop has completed, the address is set to 0.

Listing 3.7: processButtonRead

```
global BRAMenable
global Wenable
global serial_object
global num_lines
self.serial_object.write(str.encode(self.Wdisable))
```

```
self.text.insert(END, str.encode((self.Wdisable)))
          self.text.insert(END, "\n")
9
          adress = "0".zfill(2)
11
          for i in range(1, num lines):
12
              self.serial_object.write(str.encode("w000000000" + adress))
13
              14
              self.serial object.write(str.encode("r0100"))
16
              self.text.insert(END, str.encode("r0100"))
17
              self.text.insert(END, "\n")
18
              #self.status.insert(END, "\n")
19
              #self.status.insert(END, self.serial_object.readline())
20
              time.sleep(0.1)
21
              intconadress = int(adress, base=16)
23
              intconadress +=1
              if intconadress % 16 == 0:
                  hexa = hex(intconadress)
26
                  hexadress = hexa.strip('0x')
27
                  hadress = str(hexadress + "0")
28
29
              else:
                  hexa = hex(intconadress)
30
                  hexadress = hexa.strip('0x')
31
                  hadress = str(hexadress)
32
              uppercaseadress = str.upper(hadress)
              adress = uppercaseadress.zfill(2)
34
          adress = "0"
```

A VGA code

A.1 Original VGA Controller code

Listing A.1: Input, outputs and all internal variables and signals

```
1 module num_capture_4bit
       //Input, Output definition and the internal signals
       input wire iClk, iRst, iIncr, iStop, iExtra, iSw0, iSw1,
       output wire[9:0] oAddr,
       output wire [11:0] oData,
       output wire oWe);
       reg [11:0] rNum_Curr, rNum_Next;
       {\tt reg} \ {\tt rWeN, rWe, rToggle\_Curr, rToggle\_Next;}
       reg [9:0] rAddr_Next, rAddr_Curr;
       reg [4:0] rFSM_Curr, wFSM_Next;
13
14
       //State Definition
15
       localparam slnit
                            = 4'b0000;
                            = 4'b0001;
       localparam sldle
       localparam sPush
                            = 4'b0010;
18
       localparam sIncA
                            = 4'b0011;
19
                            = 4'b0100;
20
       localparam sIncB
       localparam sStop
21
                            = 4'b0101;
       localparam sStopInc = 4'b0110;
22
23
       localparam sTog
                            = 4'b0111;
       localparam sTogInc = 4'b1000;
24
       localparam sRst
                            = 4'b1001;
25
                           = 4'b1010;
       localparam sSpace
26
       localparam sSpaceInc= 4'b1011;
```

```
localparam sBreak = 4'b1100;
localparam sBreakInc= 4'b1101;
localparam sDelete = 4'b1110;
localparam sDellnc = 4'b1111;
```

Listing A.2: Next State Logic

```
//State Register without reset
       always @(posedge iClk)
2
3
       begin
           rFSM Curr <= wFSM Next;
       end
6
       //Next State Logic
       always @(posedge iClk)
8
       begin
           case (rFSM_Curr)
11
                             if (rAddr Curr > 0)
12
                sInit
                                 wFSM Next <= sInit;
13
                             else
14
                                 wFSM Next <= sldle;
15
                             if (iStop == 0 && iIncr == 0 && iRst == 0 && iExtra ==
                sldle
                    0)
                                 wFSM Next \le sldle;
18
                             else if (iRst == 1)
19
                                 wFSM Next \le sRst;
20
                             else if (ilncr == 1)
21
                                 wFSM Next \le sPush;
22
                             else if (iStop == 1)
23
                                wFSM_Next <= sStop;
24
                             else if (iExtra = 1 \&\& iSw0 = 0 \&\& iSw1 = 0)
25
                                 wFSM Next \le sTog;
                             else if (iExtra = 1 \&\& iSw0 = 1 \&\& iSw1 = 1)
27
                                 wFSM\_Next <= sSpace;
                             else if (iExtra = 1 \&\& iSw0 = 0 \&\& iSw1 = 1)
29
                                 wFSM Next <= sBreak;
30
                             else if (iExtra = 1 \&\& iSw0 = 1 \&\& iSw1 = 0)
31
                                 wFSM\_Next <= sDelete;
32
33
                sPush
                             if (ilncr = 1)
34
35
                                 wFSM\_Next <= sPush;
                             else if (ilncr == 0)
36
                                 if (rToggle Curr == 0)
37
                                     wFSM Next \le sIncA;
38
39
                                     wFSM_Next \le sIncB;
40
41
42
                sIncA
                            wFSM_Next <= sldle;
43
44
                sIncB
                            wFSM_Next <= sldle;
45
                sStop
                             if (iStop = 1)
                                 wFSM Next <= sStop;
47
                             else if (iStop == 0)
                                 wFSM Next <= sStopInc;
49
50
                            wFSM_Next <= sIdle;
                sStopInc :
51
                             if (iExtra = 1 \&\& iSw0 = 0 \&\& iSw1 = 0)
53
                sTog
                                 wFSM Next <= sTog;
54
                             else if (iExtra = 0 \&\& iSw0 = 0 \&\& iSw1 = 0)
55
                                 wFSM Next <= sTogInc;
56
```

```
sTogInc :
                             wFSM Next <= sldle;
58
59
                             wFSM Next <= sInit;
                sRst
                        :
60
61
                              if ( iExtra = 1 \&\& iSw0 = 1 \&\& iSw1 = 1)
                sSpace
62
                                  wFSM_Next <= sSpace;
63
64
                                  wFSM\_Next <= \ sSpaceInc\ ;
65
66
                sSpaceInc : wFSM Next <= sIdle;
67
68
                               if (iExtra == 1 \&\& iSw0 == 0 \&\& iSw1 == 1)
69
                                   wFSM\_Next <= sBreak;
70
71
                                   wFSM_Next <= sBreakInc;
72
73
                sBreakInc : wFSM Next <= sIdle;
74
                sDelete : if (iExtra == 1 \&\& iSw0 == 1 \&\& iSw1 == 0)
76
                             wFSM_Next <= sDelete;
77
78
                            else
                             wFSM Next <= sDelInc;
79
80
81
                sDelInc : wFSM_Next <= sIdle;
82
                default : wFSM_Next <= sIdle;</pre>
83
84
            endcase
       end
```

Listing A.3: Output Logic

```
//Output Logic
      //Only in function of states
      always @(posedge iClk)
3
       begin
       case (rFSM_Curr)
                        rAddr_Next <= rAddr_Curr;
           sIncA
6
                        rAddr_Next <= rAddr_Curr;</pre>
           sIncB
9
           sInit
                        if (rAddr Curr > 0)
10
11
                             rAddr_Next <= rAddr_Curr - 1;
                         else
                             rAddr Next <= 0;
13
14
           sIdle
                        rAddr Next <= rAddr Curr;
15
16
           sPush
                        rAddr_Next <= rAddr_Curr;
17
18
                        rAddr_Next <= rAddr_Curr;
           sStop
19
20
                         if (rAddr_Curr < 599)
           sStopInc:
21
                             rAddr Next <= rAddr Curr + 1;
22
23
                             rAddr Next <= 0;
24
25
           sRst
                        rAddr Next <= 600;
26
27
           sSpace
                        rAddr_Next <= rAddr_Curr;
28
29
                        if (rAddr\_Curr < 598)
           sSpaceInc:
30
                             rAddr_Next <= rAddr_Curr + 2;
31
32
                             rAddr Next <= 0;
```

```
34
            sBreak
                         rAddr_Next <= rAddr_Curr;
35
36
            sBreakInc : if (rAddr Curr >= 560)
37
                             rAddr_Next <= 0;
38
39
                              rAddr Next \leftarrow rAddr Curr + 40 - (rAddr Curr % 40);
40
41
            sDelete : rAddr Next <= rAddr Curr;
42
43
            sDelInc : if (rAddr Curr == 0)
44
                         rAddr_Next <= rAddr_Curr;
45
                        else
46
                         rAddr_Next <= rAddr_Curr - 1;
47
48
            default :
                         rAddr Next <= rAddr Curr;
49
       endcase
       end
51
```

Listing A.4: State Register

```
1 always @(posedge iClk)
       begin
       case (rFSM_Curr)
                        if ( rNum_Curr == 0 )
                             rNum_Next <= 512;
                         else if ( rNum_Curr >= 512 && rNum_Curr <= 768 )
6
                             rNum_Next <= rNum_Curr + 32;
                         else if ( rNum_Curr == 800 )
9
                            rNum_Next <= 1056;
                         else if ( rNum_Curr < 1216 )
                             rNum_Next <= rNum_Curr + 32;
                     // in case of switch while a lowercase letter is on screen
13
                         else if ( rNum_Curr >= 2080 && rNum_Curr < 2240)
14
                             rNum_Next \le rNum_Curr - 2080 + 1056;
                         else
16
                             rNum Next <= 512;
17
18
         // Alternate way of displaying numbers > 9, enabled by iSwitchA)
19
                        if (rNum_Curr == 0)
20
            sIncB :
                            rNum Next <= 512;
21
                         else if ( rNum_Curr >= 512 \&\& rNum_Curr <= 768 )
22
                         rNum_Next <= rNum_Curr + 32;
else if ( rNum_Curr == 800 )
23
24
                             rNum Next <= 2080;
25
26
                   // in case of switch while a UPPERcase letter is on screen
27
                        else if ( rNum_Curr >= 1056 && rNum_Curr < 1216)
28
                            rNum_Next <= rNum_Curr + 2080 - 1056;
29
                         else if ( rNum Curr \leq 2208 )
30
                             rNum_Next <= rNum_Curr + 32;
31
                         else
32
                             rNum Next <= 512;
33
34
           sInit
                        rNum Next \leq 0;
35
36
           sIdle
                        rNum Next <= rNum Curr;
37
38
           sPush
                        rNum Next <= rNum Curr;
39
40
           sStop
                        rNum Next <= rNum Curr;
41
42
           sStopInc:
                        rNum Next <= 512;
43
```

```
\mathsf{sRst}
                        rNum Next <= 0;
45
46
                        rNum Next <= rNum Curr;
47
           sSpace
           sSpaceInc:
                        rNum Next \leq 0;
49
50
           sBreak :
                        rNum Next <= rNum Curr;
51
52
           sBreakInc : rNum Next <= 0;
53
54
           sDelete: rNum Next <= 0;
55
56
           sDelInc: rNum_Next <= 0;
57
58
           default : rNum_Next <= rNum_Curr;</pre>
59
60
61
       endcase
       end
62
63
       always @(posedge iClk)
64
65
       begin
           case(rFSM Curr)
66
67
68
           sTogInc :
                         if (rToggle_Curr == 0)
                             rToggle_Next <= 1;
69
70
                             rToggle_Next <= 0;
71
72
           default :
                        rToggle_Next <= rToggle_Next;
73
74
           endcase
75
76
77
       always @(posedge iClk)
78
79
       begin
80
           rAddr_Curr <= rAddr_Next;
81
           rNum_Curr <= rNum_Next;
           rToggle_Curr <= rToggle_Next;
82
83
84
       assign oAddr = rAddr Curr;
85
       assign oWe = (rFSM_Curr == sIdle || rFSM_Curr == sInit || rFSM_Curr ==
86
           sDellnc) ? 1 : 0;
       assign oData = rNum_Curr;
87
89 endmodule
```

A.2 New VGA Controller code

 $\textbf{Listing A.5:} \ \ \text{New input, outputs and all internal variables and signals}$

```
module num_capture_4bit

input wire iClk, iRst, iSwUpdate, //change to switch
input wire[47:0] iCPP, iH,
iLV, iMAR,
iMDR, iOPC,
iPC, iSP,
iTOS, iData,
input wire[11:0] iMBR,

output wire[9:0] oAddr,
```

```
output wire [11:0] oData,
13
       output wire oWe
14
15
       ):
       reg [11:0] rNum_Curr, rNum_Next;
16
                   rWeN, rWe;
17
       reg
       reg [9:0]
                   rAddr_Next, rAddr_Curr;
18
       reg[4:0]
                   rFSM\_Curr, wFSM\_Next;
19
20
       //State Definition
21
       localparam slnit
                            = 4'b0000;
22
                            = 4'b0001;
       localparam sldle
23
       localparam sUpdate0 = 4'b0010;
24
       localparam sUpdate1 = 4'b0011;
25
       localparam sUpdate2 = 4'b0100;
26
       localparam sUpdate3
                            = 4'b0101;
27
       localparam sUpdate4
                            = 4'b0110;
28
       localparam sUpdate5
                            = 4'b0111;
29
                            = 4'b1000;
       localparam sUpdate6
30
       localparam sUpdate7 = 4'b1001;
31
       localparam sUpdate8 = 4'b1010;
32
33
       localparam sUpdate9 = 4'b1011;
       localparam sUpdate10 = 4'b1100;
34
                            = 4'b1101;
       localparam sRst
35
```

Listing A.6: New Next State Logic

```
//State Register without reset
       always @(posedge iClk)
2
3
       begin
           rFSM Curr <= wFSM Next;
5
6
       //Next State Logic
       always @(posedge iClk)
       begin
9
           case (rFSM_Curr)
                sRst
                              wFSM Next <= sInit;
12
13
                sInit
                              if (rAddr Curr < 497)
14
                                  wFSM\_Next <= \ sInit \ ;
15
                               else
16
                                  wFSM Next <= sldle;
17
18
                sIdle
                              if (iSwUpdate == 1)
19
                                 wFSM Next <= sUpdate0;
20
                               else if (iRst == 1)
21
                                 wFSM_Next <= sRst;
22
23
                                  wFSM_Next <= sIdle;
24
25
                sUpdate0:
                              if (rAddr_Curr == 97) //End of HEX line
26
                                  wFSM_Next <= sUpdate1;
27
28
                                  wFSM Next <= sUpdate0;
29
30
                sUpdate1 :
                              if (rAddr Curr == 137) //End of HEX line
31
                                  wFSM \overline{N}ext <= sUpdate2;
32
                               else
33
                                  wFSM_Next <= sUpdate1;
34
35
                              if (rAddr Curr = 177) //End of HEX line
                sUpdate2:
36
37
                                  wFSM_Next <= sUpdate3;
                               else
38
                                  wFSM Next <= sUpdate2;
```

```
40
                sUpdate3:
                              if (rAddr_Curr == 217) //End of HEX line
41
                                 wFSM Next <= sUpdate4;
42
43
                              else
                                 wFSM Next <= sUpdate3;
44
45
                sUpdate4 :
                              if (rAddr Curr == 257) //End of HEX line
46
47
                                 wFSM Next <= sUpdate5;
                              else
48
                                 wFSM Next <= sUpdate4;
49
50
                sUpdate5 :
                              if (rAddr Curr == 297) //End of HEX line
51
                                 wFSM\_Next <= sUpdate6;
                              else
54
                                 wFSM_Next <= sUpdate5;
55
                sUpdate6:
                              if (rAddr Curr == 337) //End of HEX line
56
                                 wFSM_Next <= sUpdate7;
58
                                 wFSM Next <= sUpdate6;
59
60
                              if (rAddr Curr == 377) //End of HEX line
                sUpdate7:
61
                                 wFSM_Next <= sUpdate8;
62
63
                              else
                                 wFSM Next <= sUpdate7;
64
65
                sUpdate8:
                              if (rAddr Curr == 417) //End of HEX line
66
                                 wFSM Next <= sUpdate9;
67
                              else
68
69
                                 wFSM Next <= sUpdate8;
70
                sUpdate9:
                              if (rAddr Curr == 457) //End of HEX line
71
                                 wFSM Next <= sUpdate10;
72
                              else
73
74
                                 wFSM\_Next <= sUpdate9;
75
                               if (rAddr_Curr == 497) //End of HEX line
76
                sUpdate10 :
                                 wFSM_Next <= sldle;
77
78
                                 wFSM_Next <= sUpdate10;
79
80
81
                default :
                             wFSM Next <= sldle;
82
83
           endcase
       end
84
```

Listing A.7: New Output Logic

```
//Output Logic
        //only in function of states
2
        always @(posedge iClk)
3
        begin
             case (rFSM_Curr)
5
6
                  sRst
                                  rAddr_Next <= 0;
                  //{\sf Only} delete the data not the static values
9
                                  if (rAddr_Curr < 91)
    rAddr_Next <= 91;</pre>
10
11
                                   else if (rAddr_Curr == 98)
13
                                      rAddr_Next <= 131;
                                   else if (rAddr_Curr == 138)
  rAddr_Next <= 171;</pre>
14
15
                                   else if (rAddr_Curr == 178)
16
                                      rAddr Next <= 211;
17
```

```
else if (rAddr Curr = 218)
18
                                   rAddr_Next <= 251;
19
                               else if (rAddr_Curr == 258)
  rAddr_Next <= 291;</pre>
20
21
                               else if (rAddr_Curr == 298)
22
23
                                   rAddr_Next <= 331;
                               else if (rAddr_Curr == 338)
    rAddr_Next <= 371;</pre>
24
25
                                else if (rAddr_Curr == 378)
26
                                   rAddr Next <= 411;
27
                                else if (rAddr_Curr == 418)
28
                                   rAddr_Next \le 451;
29
                                else if (rAddr_Curr == 458)
30
                                  rAddr_Next <= 491;
31
                                else
                                   rAddr_Next = rAddr_Curr + 1;
33
34
                               rAddr_Next <= 0;
                sIdle
35
36
                sUpdate0 :
                               if (rAddr Curr < 91)
37
38
                                   rAddr Next <= 91;
39
                                else
                                   rAddr_Next <= rAddr_Curr + 1;
40
41
                sUpdate1 :
                               if (rAddr Curr < 131)
42
43
                                   rAddr_Next <= 131;
44
                                   rAddr Next <= rAddr Curr + 1;
45
46
47
                sUpdate2:
                               if (rAddr Curr < 171)
                                   rAddr_Next <= 171;
48
49
                                   rAddr Next <= rAddr Curr + 1;
50
51
                               if (rAddr_Curr < 211)</pre>
52
                sUpdate3:
                                   rAddr_Next <= 211;
53
54
                                else
                                   rAddr_Next <= rAddr_Curr + 1;
56
                               if (rAddr Curr < 251)
                sUpdate4:
57
                                   rAddr_Next <= 251;
58
                                else
59
                                   rAddr Next <= rAddr Curr + 1;
60
61
                sUpdate5 :
                               if (rAddr Curr < 291)
62
63
                                   rAddr_Next \le 291;
                               else
64
65
                                   rAddr_Next <= rAddr_Curr + 1;
66
                sUpdate6:
                               if (rAddr Curr < 331)
67
                                   rAddr_{Next} = 331;
68
69
                                   rAddr_Next <= rAddr_Curr + 1;
70
71
                               if (rAddr Curr < 371)
72
                sUpdate7:
                                   rAddr_Next <= 371;
73
74
                                   rAddr_Next <= rAddr_Curr + 1;
75
76
                sUpdate8:
                               if (rAddr_Curr < 411)
77
                                   rAddr_Next <= 411;
78
79
                                else
                                   rAddr Next <= rAddr Curr + 1;
80
81
                               if (rAddr Curr < 451)
                sUpdate9:
82
                                   rAddr Next <= 451;
83
                                else
84
```

```
rAddr Next <= rAddr Curr + 1;
85
86
                sUpdate10 :
                               if (rAddr Curr < 491)
87
                                 rAddr_Next <= 491;
                              else
89
                                 rAddr Next <= rAddr Curr + 1;
90
91
                default :
                             rAddr Next <= rAddr Curr;
93
94
        end
```

Listing A.8: New State Register

```
always @(posedge iClk)
          begin
               case (rFSM_Curr)
3
                                        rNum Next <= 448;
                     sRst
 6
                     sInit
                                        rNum Next \leq 448;
                     sldle
                                        rNum Next \leq 0;
                     sUpdate0 :
                                        if (rAddr_Curr < 91)
                                             \label{eq:rNum_Next} \text{rNum\_Next} <= \; \{1\, 'b0 \,, \; \; \text{iCPP} \, [\, 4\, 7\, : \, 4\, 2\, ] \;, \; \; 5\, '\, b\, 0\, 0\, 0\, 0\, 0\, \};
12
                                        else if (rAddr Curr = 91)
13
                                            rNum_Next \le \{1'b0, iCPP[41:36], 5'b00000\};
14
                                         else if (rAddr Curr = 92)
                                            {\sf rNum\_Next} \mathrel{<=} \{ \texttt{1'b0} \,, \; {\sf iCPP} \, [\texttt{35:30}] \,, \; \texttt{5'b00000} \};
16
                                        else if (rAddr_Curr == 93)
                                            {\sf rNum\_Next} \mathrel{<=} \{ \texttt{1'b0} \,, \; {\sf iCPP} \, [\texttt{29:24}] \,, \; \texttt{5'b000000} \};
                                         else if (rAddr Curr = 94)
19
                                            rNum_Next \le \{1'b0, iCPP[23:18], 5'b00000\};
20
                                        else if (rAddr_Curr == 95)
21
                                             rNum_Next \le \{1'b0, iCPP[17:12], 5'b00000\};
                                         else if (rAddr_Curr == 96)
23
                                            rNum Next \leq \{1'b0, iCPP[11:6], 5'b00000\};
24
                                         else if (rAddr_Curr == 97)
25
                                            {\sf rNum\_Next} \mathrel{<=} \{ \texttt{1'b0} \,, \; \mathsf{iCPP} \, [ \texttt{5:0} ] \,, \; \texttt{5'b00000} \, \};
26
27
                     sUpdate1 :
                                        if (rAddr Curr < 131)
28
                                             {\sf rNum\_Next} \mathrel{<=} \{1'b0\,,\ iH\,[47:42]\,,\ 5'b00000\,\};\\
29
                                        else if (rAddr_Curr == 131)
30
                                             rNum Next \leq \{1'b0, iH[41:36], 5'b00000\};
31
                                         else if (rAddr Curr == 132)
32
                                            rNum Next \leq \{1'b0, iH[35:30], 5'b00000\};
33
                                         else if (rAddr_Curr == 133)
34
                                            rNum_Next \le \{1'b0, iH[29:24], 5'b00000\};
35
                                         else if (rAddr_Curr == 134)
36
                                            {\sf rNum\_Next} \mathrel{<=} \{1'b0\,,\ iH\,[23:18]\,,\ 5'b00000\,\};\\
37
                                         else if (rAddr_Curr == 135)
                                            rNum_Next \le \{1'b0, iH[17:12], 5'b00000\};
39
                                         else if (rAddr Curr == 136)
40
                                            rNum_Next \le \{1'b0, iH[11:6], 5'b00000\};
41
                                         else if (rAddr Curr == 137)
                                             \label{eq:rNum_Next} \text{rNum\_Next} <= \; \{1\, 'b0 \,, \; \; iH \, [\, 5\, : \, 0\, ] \;, \; \; 5\, 'b000000 \, \};
43
44
                                        if (rAddr_Curr < 171)
                     sUpdate2 :
45
                                             \overline{N}um \overline{N}ext \leftarrow \{1'b0, iLV[47:42], 5'b00000\};
46
47
                                         else if (rAddr_Curr == 171)
                                             rNum\_Next <= \{1'b0, iLV[41:36], 5'b000000\};
48
                                         else if (rAddr_Curr == 172)
                                            {\sf rNum\_Next} \mathrel{\mathrel{<=}} \{ \texttt{1'b0} \,, \; \mathsf{iLV} \, [\texttt{35:30}] \,, \; \texttt{5'b000000} \, \};
50
                                        else if (rAddr Curr = 173)
51
```

```
rNum Next \leq \{1'b0, iLV[29:24], 5'b00000\};
                                    else if (rAddr_Curr == 174)
53
                                        \label{eq:num_Next} {\sf rNum\_Next} \: <= \: \{1\,{}^{'}{\sf b0} \:, \: \: {\sf iLV} \, [\,2\,3\,{}^{:}1\,8\,] \:, \: \: 5\,{}^{'}{\sf b000000} \,\};
                                    else if (rAddr_Curr == 175)
                                        rNum Next \leftarrow \{1'b0, iLV[17:12], 5'b00000\};
56
                                    else if (rAddr_Curr == 176)
57
                                        rNum_Next \le \{1'b0, iLV[11:6], 5'b00000\};
58
                                    else if (rAddr Curr == 177)
 59
                                        {\sf rNum\_Next} \mathrel{<=} \{1\,{}^{\backprime}{\sf b0}\,,\ {\sf iLV}\,[\,5\,{}^{\backprime}{\sf 0}\,]\,,\ 5\,{}^{\backprime}{\sf b000000}\,\};
60
61
                   sUpdate3 :
                                    if (rAddr Curr < 211)
62
                                        rNum_Next \le \{1'b0, iMAR[47:42], 5'b00000\};
63
                                    else if (rAddr_Curr == 211)
64
                                        rNum Next \leq \{1'b0, iMAR[41:36], 5'b00000\};
65
                                    else if (rAddr_Curr == 212)
                                        \label{eq:num_Next} {\sf rNum\_Next} \mathrel{<=} \{ \texttt{1'b0} \,, \; \mathsf{iMAR} \big[ \texttt{35:30} \big] \,, \; \; \texttt{5'b000000} \, \};
67
                                    else if (rAddr Curr == 213)
68
                                        rNum Next \leq \{1'b0, iMAR[29:24], 5'b00000\};
69
                                    else if (rAddr Curr = 214)
70
                                        rNum_Next \le \{1'b0, iMAR[23:18], 5'b00000\};
71
                                    else if (rAddr Curr = 215)
                                        rNum Next \leq \{1'b0, iMAR[17:12], 5'b00000\};
 73
                                    else if (rAddr Curr = 216)
74
                                        rNum_Next \le \{1'b0, iMAR[11:6], 5'b00000\};
75
                                    else if (rAddr_Curr == 217)
76
                                        rNum_Next \le \{1'b0, iMAR[5:0], 5'b00000\};
78
                   sUpdate4:
                                    if (rAddr Curr == 256)
79
                                        {\sf rNum\_Next} \mathrel{<=} \{ \texttt{1'b0'}, \; \mathsf{iMBR[11:6]}, \; \texttt{5'b000000} \}; \\
80
 81
                                    else if (rAddr Curr = 257)
                                        rNum_Next <= \{1'b0, iMBR[5:0], 5'b00000\};
                                    else
83
                                        rNum Next \leq 0;
 84
85
                   sUpdate5 :
                                    if (rAddr Curr < 291)
                                        rNum Next \leq \{1'b0, iMDR[47:42], 5'b00000\};
87
                                    else if (rAddr_Curr == 291)
                                        rNum_Next \le \{1'b0, iMDR[41:36], 5'b00000\};
 90
                                    else if (rAddr Curr = 292)
                                        rNum_Next \le \{1'b0, iMDR[35:30], 5'b00000\};
91
                                    else if (rAddr Curr = 293)
92
                                        {\sf rNum\_Next} \ \mathrel{<=} \ \{1\,{}^{\backprime}b0\,,\ {\sf iMDR}[29\!:\!24]\,,\ 5\,{}^{\backprime}b00000\,\};
93
                                    else if (rAddr_Curr == 294)
94
                                        rNum Next \leq \{1'b0, iMDR[23:18], 5'b00000\};
95
                                    else if (rAddr Curr = 295)
96
                                        rNum_Next \le \{1'b0, iMDR[17:12], 5'b00000\};
97
                                    else if (rAddr_Curr == 296)
98
99
                                        rNum Next \leq \{1'b0, iMDR[11:6], 5'b00000\};
                                    else if (rAddr_Curr == 297)
                                        rNum Next \leq \{1'b0, iMDR[5:0], 5'b00000\};
101
                   sUpdate6:
                                    if (rAddr Curr < 331)
                                        rNum\ Next <= \{1'b0, iOPC[47:42], 5'b00000\};
104
                                    else if (rAddr Curr == 331)
                                        rNum Next \leq \{1'b0, iOPC[41:36], 5'b00000\};
106
                                    else if (rAddr_Curr == 332)
                                        rNum_Next \le \{1'b0, iOPC[35:30], 5'b00000\};
108
                                    else if (rAddr_Curr == 333)
                                        rNum Next \leq \{1'b0, iOPC[29:24], 5'b00000\};
110
                                    else if (rAddr_Curr == 334)
                                        rNum_Next \le \{1'b0, iOPC[23:18], 5'b00000\};
                                    else if (rAddr Curr == 335)
113
                                        rNum Next \leq \{1'b0, iOPC[17:12], 5'b00000\};
                                    else if (rAddr Curr = 336)
                                        rNum_Next \le \{1'b0, iOPC[11:6], 5'b00000\};
116
                                    else if (rAddr_Curr == 337)
117
                                        rNum Next \leq \{1'b0, iOPC[5:0], 5'b00000\};
118
```

```
119
                  sUpdate7:
                                  if (rAddr_Curr < 371)</pre>
120
                                      rNum_Next \le {1'b0, iPC[47:42], 5'b00000};
                                   else if (rAddr_Curr == 371)
                                      rNum Next \leftarrow {1'b0, iPC[41:36], 5'b00000};
                                   else if (rAddr_Curr == 372)
                                       rNum\_Next <= \ \{1'b0\,, \ iPC\,[35:30]\,, \ 5'b000000\,\}; 
                                   else if (rAddr Curr = 373)
                                      rNum_Next \le \{1'b0, iPC[29:24], 5'b00000\};
127
                                   else if (rAddr Curr = 374)
128
                                      rNum Next \leq \{1'b0, iPC[23:18], 5'b00000\};
                                   else if (rAddr_Curr == 375)
130
                                      rNum_Next \le \{1'b0, iPC[17:12], 5'b00000\};
                                   else if (rAddr Curr == 376)
                                      rNum_Next \le \{1'b0, iPC[11:6], 5'b00000\};
                                   else if (rAddr_Curr == 377)
                                      rNum Next \leq \{1'b0, iPC[5:0], 5'b00000\};
136
                  sUpdate8:
                                   if (rAddr Curr < 411)
137
                                       \label{eq:rNum_Next} $$ rNum_{\widetilde{Next}} <= \{1'b0', iSP[47:42], 5'b00000\}; 
138
                                   else if (rAddr Curr = 411)
                                      rNum Next \leq \{1'b0, iSP[41:36], 5'b00000\};
140
                                   else if (rAddr Curr = 412)
141
                                      rNum_Next \le {1'b0, iSP[35:30], 5'b00000};
142
                                   else if (rAddr_Curr == 413)
143
                                      rNum_Next \le \{1'b0, iSP[29:24], 5'b00000\};
                                   else if (rAddr Curr == 414)
145
                                      rNum Next \leq \{1'b0, iSP[23:18], 5'b00000\};
146
                                   else if (rAddr_Curr == 415)
147
                                      rNum Next \leq \{1'b0, iSP[17:12], 5'b00000\};
148
                                   else if (rAddr Curr == 416)
149
                                      rNum Next \leq \{1'b0, iSP[11:6], 5'b00000\};
                                   else if (rAddr Curr == 417)
                                      rNum Next \leq \{1'b0, iSP[5:0], 5'b00000\};
153
                  sUpdate9 :
                                   if (rAddr Curr < 451)
154
                                      \label{eq:num_Next} r Num\_Next <= \; \{1\,'b0\,,\;\; iTOS\,[47\!:\!42]\,,\;\; 5\,'b000000\,\};
                                   else if (rAddr_Curr == 451)
157
                                      rNum Next \leq \{1'b0, iTOS[41:36], 5'b00000\};
                                   else if (rAddr_Curr == 452)
158
                                      rNum Next \leq \{1'b0, iTOS[35:30], 5'b00000\};
159
                                   else if (rAddr Curr == 453)
                                      rNum_Next \le \{1'b0, iTOS[29:24], 5'b00000\};
161
                                   else if (rAddr Curr = 454)
                                      rNum Next \leq \{1'b0, iTOS[23:18], 5'b00000\};
                                   else if (rAddr Curr == 455)
                                      {\sf rNum\_Next} \mathrel{<=} \{ \texttt{1'b0} \,, \; \mathsf{iTOS} \, [ \texttt{17:12} ] \,, \; \texttt{5'b000000} \, \};
165
                                   else if (rAddr Curr = 456)
                                      rNum_Next \le \{1'b0, iTOS[11:6], 5'b00000\};
167
                                   else if (rAddr Curr = 457)
168
                                      {\sf rNum\_Next} \: <= \: \{1\,{}^{\backprime}{\sf b0} \:, \:\: {\sf iTOS} \, [\,5\,{}^{\backprime}{\sf 0}\,] \:, \:\: 5\,{}^{\backprime}{\sf b000000} \,\};
169
                                   if (rAddr Curr < 491)
                  sUpdate10 :
                                      rNum\ Next <= \{1'b0, iData[47:42], 5'b00000\};
172
                                   else if (rAddr Curr = 491)
                                      rNum\ Next <= \{1'b0, iData[41:36], 5'b00000\}; m
                                   else if (rAddr_Curr == 492)
                                      rNum_Next \le \{1'b0, iData[35:30], 5'b00000\};
                                   else if (rAddr Curr = 493)
                                      \label{eq:rNum_Next} $$ rNum_Next <= \{1'b0, iData[29:24], 5'b00000\}; $$
178
                                   else if (rAddr Curr = 494)
179
                                      rNum Next \leq \{1'b0, iData[23:18], 5'b00000\};
                                   else if (rAddr Curr = 495)
181
                                      rNum Next \leq \{1'b0, iData[17:12], 5'b00000\};
                                   else if (rAddr_Curr = 496)
183
                                      rNum Next \leq \{1'b0, iData[11:6], 5'b00000\};
                                   else if (rAddr_Curr == 497)
185
```

```
rNum Next \le \{1'b0, iData[5:0], 5'b00000\};
186
187
                                 rNum Next <= rNum Curr;
                  default :
188
        endcase
190
191
        end
192
        always @(posedge iClk)
195
         begin
             \mathsf{rAddr}_\mathsf{Curr}
                            <= rAddr Next;
196
             rNum\_Curr
                            <= rNum_Next;
197
        end
198
199
200
        assign oAddr = rAddr_Curr;
        assign oWe = (rFSM_Curr == sIdle
201
                  || rFSM_Curr == sInit
202
                  | rFSM Curr == sUpdate0
203
                  || rFSM Curr == sUpdate1
204
                  || rFSM_Curr == sUpdate2
|| rFSM_Curr == sUpdate3
205
206
                  rFSM Curr == sUpdate4
207
                  || rFSM Curr == sUpdate5
208
209
                  || rFSM_Curr == sUpdate6
                  || rFSM_Curr == sUpdate7
|| rFSM_Curr == sUpdate8
210
211
                  || rFSM Curr == sUpdate9
212
                  | | rFSM Curr = sUpdate10 ) ? 1 : 0;
213
        assign oData = rNum_Curr;
214
216 endmodule
```

A.3 Python script for making the Static Screen file

Listing A.9: Static Screen code

```
1 from tkinter.filedialog import askopenfilename
2 from pathlib import Path
  downloads path = str(Path.home() / "Downloads")
  lookuptable = {
       ":": 0,
       "!": 32,
       "\": 64,
9
       "#": 96,
       "$": 128,
11
       "%": 160,
12
       "&": 192,
13
       "\": 224,
14
       "(": 256,
15
       ")": 288,
16
       "*": 320,
17
       "+": 352,
18
       ",": 384,
19
       "-": 416,
20
       # Dot is 448, but to make it easier to make your initial file we put a dot
21
           for a space
       ".": 0,
22
       "/": 480,
23
       "O": 512,
24
       "1": 544,
25
       "2": 576,
```

```
"3": 608,
27
        "4": 640,
28
        "5": 672,
29
        "6": 704,
30
        "7": 736,
31
        "8": 768,
32
        "9": 800,
33
        ":": 832,
34
        ";": 864,
35
        "<": 896,
36
        "=": 928,
37
38
        ">": 960,
        "?": 992,
39
        "@": 1024,
40
        "A": 1056,
41
        "B": 1088,
"C": 1120,
42
43
        "D": 1152,
44
        "E": 1184,
        "F": 1216,
"G": 1248,
46
47
        "H": 1280,
48
        "l": 1312,
49
        "J": 1344,
50
        "K": 1376,
"L": 1408,
51
52
        "M": 1440,
53
        "N": 1472,
54
        "O": 1504,
"P": 1536,
55
56
        "Q": 1568,
57
58
        "R": 1600,
        "S": 1632,
59
        "T": 1664,
"U": 1696,
60
61
        "V": 1728,
62
        "W": 1760,
63
        "X": 1792,
64
        "Y": 1824,
65
        "Z": 1856,
66
        "[": 1888,
67
        "\\": 1920,
68
        "]": 1952,
69
        "^": 1984,
70
        " ": 2016,
71
        "\overline{\ \ }'": 2048,
72
73
        "a": 2080,
        "b": 2112,
74
        "c": 2144,
75
        "d": 2176,
76
        "e": 2208,
77
        "f": 2240,
78
        "g": 2272,
79
        "h": 2304,
80
        "i": 2336,
81
        "j": 2368,
82
        "k": 2400,
83
        "1": 2432,
84
85
        "m": 2464,
        "n": 2496,
86
87
        "o": 2528,
        "p": 2560,
88
        "q": 2592,
89
        "r": 2624,
90
        "s": 2656,
91
        "t": 2688,
92
        "u": 2720,
93
```

```
"v": 2752,
        "w": 2784,
95
        "x": 2816,
96
        "y": 2848,
97
        "z": 2880,
98
        "{": 2912,
99
        "|": 2944,
100
        "}": 2976,
101
        "~": 3008
102
103 }
104
105
106 def makefile(hex_char):
        file1 = open(downloads_path + "/mystatic.txt", "w")
107
108
        file1.writelines(hex_char)
        file1.close()
109
112 def convert(file):
        # Convert file
113
114
        hex_char = []
        for i in range(len(file)):
115
            dec = lookuptable.get(file[i])
116
117
            \mbox{\tt\#} Remove 0x and add an enter after line
            hex_char.append(str(hex(dec)[2:] + "\n"))
118
119
        makefile(hex_char)
120
121
122
123 def choosefile():
        # Choose the file you want to convert
124
        filename = askopenfilename()
125
       file = open(filename, "r").read().replace("\n", "")
126
       print(file)
127
128
129
        convert(file)
130
131
132 if __name__ == '__main___':
        choosefile()
133
```

A.4 ScreenBufferMem module code

Listing A.10: ScreenBufferMem module code

```
1 'timescale 1ns / 1ps
3 module ScreenBufferMem #(
                WIDTH = 12,
    parameter
    parameter
                 DEPTH = 600
    input
             wire [\$clog2(DEPTH)-1:0]
    input
                                          iAddrA, iAddrB,
    input
             wire [WIDTH-1:0]
                                          iDataB,
10
                                          iWeB .
11
    input
             wire
    output wire [WIDTH-1:0]
                                          oDataA, oDataB
12
13
14
    // define the memory
15
    reg [WIDTH-1:0] rMem [DEPTH-1:0];
16
17
    // Initial contents of the memory
```

```
initial
19
     begin
20
      $readmemh("static_mems.mem", rMem);
21
22
23
     // Logic for Port A
24
     // Supports only synchronous reading reg [WIDTH-1:0] rDataA;
25
27
     always @(posedge iClk)
28
     begin
29
      rDataA <= rMem[iAddrA];
30
31
     end
32
     assign oDataA = rDataA;
33
34
     // Logic for Port B
// Supports synchronous reading and writing
reg [WIDTH-1:0] rDataB;
35
36
37
38
     always @(posedge iClk)
39
     begin
40
        if (iWeB)
41
         rMem[iAddrB] <= iDataB;
42
        rDataB \le rMem[iAddrB];
43
44
     end
45
     assign oDataB = rDataB;
47
48 endmodule
```