

▼ TERMINAL

```
48-th written data is 00000000
49-th written data is 00000000
50-th written data is 00000002
51-th written data is 00000001
52-th written data is 00000001
53-th written data is 00000001
54-th written data is 00000003
55-th written data is 00000000
56-th written data is 00000000
57-th written data is 00000000
58-th written data is 00000004
59-th written data is 00000000
60-th written data is 00000000
61-th written data is 00000003
62-th written data is 00000000
0-th read data is 00000000 --- Data matched
1-th read data is 00000000 --- Data matched
2-th read data is 00000001 --- Data matched
3-th read data is 00000002 --- Data matched
4-th read data is 00000000 --- Data matched
5-th read data is 00000001 --- Data matched
6-th read data is 00000000 --- Data matched
7-th read data is 00000000 --- Data matched
8-th read data is 00000000 --- Data matched
9-th read data is 00000000 --- Data matched
10-th read data is 00000001 --- Data matched
11-th read data is 00000001 --- Data matched
12-th read data is 00000000 --- Data matched
13-th read data is 00000001 --- Data matched
14-th read data is 00000001 --- Data matched
15-th read data is 00000000 --- Data matched
16-th read data is 00000001 --- Data matched
17-th read data is 00000000 --- Data matched
18-th read data is 00000000 --- Data matched
19-th read data is 00000002 --- Data matched
20-th read data is 00000000 --- Data matched
21-th read data is 00000002 --- Data matched
22-th read data is 00000000 --- Data matched
23-th read data is 00000000 --- Data matched
24-th read data is 00000000 --- Data matched
25-th read data is 00000000 --- Data matched
26-th read data is 00000000 --- Data matched
27-th read data is 00000000 --- Data matched
28-th read data is 00000000 --- Data matched
29-th read data is 00000000 --- Data matched
30-th read data is 00000000 --- Data matched
31-th read data is 00000000 --- Data matched
32-th read data is 00000000 --- Data matched
33-th read data is 00000000 --- Data matched
34-th read data is 00000000 --- Data matched
35-th read data is 00000000 --- Data matched
36-th read data is 00000000 --- Data matched
37-th read data is 00000000 --- Data matched
38-th read data is 00000000 --- Data matched
39-th read data is 00000000 --- Data matched
40-th read data is 00000000 --- Data matched
41-th read data is 00000000 --- Data matched
42-th read data is 00000003 --- Data matched
43-th read data is 00000000 --- Data matched
44-th read data is 00000000 --- Data matched
45-th read data is 00000000 --- Data matched
46-th read data is 00000000 --- Data matched
47-th read data is 00000000 --- Data matched
48-th read data is 00000000 --- Data matched
49-th read data is 00000000 --- Data matched
50-th read data is 00000002 --- Data matched
51-th read data is 00000001 --- Data matched
52-th read data is 00000001 --- Data matched
53-th read data is 00000001 --- Data matched
54-th read data is 00000003 --- Data matched
55-th read data is 00000000 --- Data matched
56-th read data is 00000000 --- Data matched
57-th read data is 00000000 --- Data matched
58-th read data is 00000004 --- Data matched
59-th read data is 00000000 --- Data matched
60-th read data is 00000000 --- Data matched
61-th read data is 00000003 --- Data matched
62-th read data is 00000000 --- Data matched
##### Total 0 errors are detected #####
./verilog/sram_tb.v:91: $finish called at 5190000 (1ps)
○ (base) livia@Mac hw1 %
```

```

1 // Created by prof. Mingu Kang @VVIP Lab in UCSD ECE department
2 // Please do not spread this code without permission
3 module l0 (clk, in, out, rd, wr, o_full, reset, o_ready);
4
5     parameter row = 8;
6     parameter bw = 4;
7
8     input clk;
9     input wr;
10    input rd;
11    input reset;
12    input [row*bw-1:0] in;
13    output [row*bw-1:0] out;
14    output o_full;
15    output o_ready;
16
17    wire [row-1:0] empty;
18    wire [row-1:0] full;
19    reg [row-1:0] rd_en;
20
21    genvar i;
22
23    assign o_ready = ~|full ; //if at least a room to receive a new vector
24    assign o_full = |full ; // if any of the slots are full, l0 is full
25
26
27    for (i=0; i<row ; i=i+1) begin : row_num
28        fifo_depth64 #(.bw(bw)) fifo_instance (
29            .rd_clk(clk),
30            .wr_clk(clk),
31            .rd(rd_en[i]),
32            .wr(wr),
33            .o_empty(empty[i]),
34            .o_full(full[i]),
35            .in(in[(i+1)*bw-1:i*bw]),
36            .out(out[(i+1)*bw-1:i*bw]),
37            .reset(reset));
38    end
39
40
41    always @ (posedge clk) begin
42        if (reset) begin
43            rd_en <= 8'b00000000;
44        end
45        else
46
47            /////////////// version1: read all row at a time ///////////////////
48            if (rd)
49                rd_en <= 8'b11111111;
50            else
51                rd_en <= 8'b00000000;
52            ///////////////
53
54
55            /////////////// version2: read 1 row at a time ///////////////////
56            if (rd) begin
57                if (rd_en)
58                    rd_en <= (rd_en << 1) | 1;
59                else
60                    rd_en <= 8'b00000001;
61            end
62            else
63                rd_en <= rd_en << 1;
64
65            ///////////////
66        end
67    end
68
69 endmodule
70

```

```

1 // Created by prof. Mingy Kang @VVIP Lab in UCSD ECE department
2 // Please do not spread this code without permission
3 module ofifo (clk, in, out, rd, wr, o_full, reset, o_ready, o_valid);
4
5     parameter col = 8;
6     parameter bw = 4;
7
8     input  clk;
9     input  [col-1:0] wr;
10    input  rd;
11    input  reset;
12    input  [col*bw-1:0] in;
13    output [col*bw-1:0] out;
14    output o_full;
15    output o_ready;
16    output o_valid;
17
18    wire [col-1:0] empty;
19    wire [col-1:0] full;
20    reg  rd_en;
21
22    genvar i;
23
24    assign o_ready = ~|full ;
25    assign o_full  = |full ;
26    assign o_valid = ~||empty ;
27
28    for (i=0; i<col ; i=i+1) begin : col_num
29        fifo_depth64 #(.bw(bw)) fifo_instance (
30            .rd_clk(clk),
31            .wr_clk(clk),
32            .rd(rd),
33            .wr(wr[i]),
34            .o_empty(empty[i]),
35            .o_full(full[i]),
36            .in(in[(i+1)*bw-1:i*bw]),
37            .out(out[(i+1)*bw-1:i*bw]),
38            .reset(reset));
39    end
40
41
42    always @ (posedge clk) begin
43        if (reset) begin
44            rd_en <= 0;
45        end
46        else
47            if (rd)
48                rd_en <= 1;
49            else
50                rd_en <= 0;
51    end
52
53
54

```