# Simulator

### Chetan Mistry

October 14, 2019

## Contents

1 About			1
	1.1	Register Table	1
	1.2	Instruction Set	2
2	Test Programs		3
	2.1	Livermore Loops:	3

## 1 About

The Simulator is modelled off the MIPS ISA. As such it has a similar Instruction Set which is described below.

#### 1.1 Register Table

Continuing to model off the MIPS ISA, the register table is the same as MIPS which is described below:

Register	Conventional	Usage
Number	Name	
\$0	\$zero	Hardwired to 0
\$1	\$at	Reserved for pseudo-instructions
\$2-\$3	\$v0,\$v1	Return Values from functions
\$4-\$7	\$a0-\$a3	Arguments to functions - not preserved by subprograms
\$8-\$15	\$t0-\$t7	Temporary Data - not preserved by subprograms
\$16-\$23	\$s0-\$s7	Saved Registers - preserved by subprograms
\$24-\$25	\$t8-\$t9	More temporary registers - not preserved by subprograms
\$26-\$27	\$k0 - \$k1	Reserved for kernel. DO NOT USE

Continued on next page

# Continued from previous page

Register	Conventional	Usage
Number	Name	
\$28	\$gp	Global Area Pointer (base of global data segment)
\$29	p	Stack Pointer
\$30	\$fp	Frame Pointer
\$31	\$ra	Return Address
\$f0-\$f3		Floating Point Return values
\$f4-\$f10		Temporary Registers - not preserved by subprograms
\$f12-		First two arguments to subprograms - not preserved by sub-
\$f14		programs
\$f16-		More temporary registers - not preserved by subprograms
\$f18		
\$f20-		Saved registers - preserved by subprograms
\$f30		

## 1.2 Instruction Set

Instruction	Description
ADD	Add (w/Overflow)
ADDI	Add immediate (w/Overflow)
ADDIU	Add immediate unsigned (wo/Overflow)
ADDU	Add unsigned (no Overflow)
AND	Bitwise AND
ANDI	Bitwise AND immediate
BEQ	Branch on Equal
BGEZ	Branch on greater than or equal to zero
BGEZAL	Branch on greater than or equal to zero and link
$\operatorname{BGTZ}$	Branch on greater than zero
BLEZ	Branch on less than or equal to zero
BLTZ	Branch on less than zero
BLTZAL	Branch on less than zero and link
BNE	Branch on not equal
DIV	Divide
DIVU	Divide Unsigned
J	Unconditional Jump
$_{ m JAL}$	Jump and link
JR	Jump to address in Register
LB	Load Byte

Continued on next page

Continued from previous page

Continued from previous page				
Instruction	1			
LUI	Load Upper Immediate			
LW	Load Word			
MULT	Multiply			
MULTU	Multiply Unsigned			
NOOP	No operation			
OR	Bitwise OR			
ORI	Bitwise OR Immediate			
SB	Store Byte			
$\operatorname{SLL}$	Shift Left Logical			
SLLV	Shift Left Logical Variable			
SLT	Set on Less Than (signed)			
SLTI	Set on Less Than Immediate (signed)			
SLTIU	Set on Less Than Immediate (unsigned)			
SLTU	Set on Less Than Unsigned			
SRA	Shift Right Arithmetic			
$\operatorname{SRL}$	Shift Right Logical			
SRLV	Shift Right Logical Variable			
SUB	Subtract			
SUBU	Subtract Unsigned			
SW	Store WOrd			
SYSCALL	System Call			
XOR	Bitwise XOR			
XORI	Bitwise XOR Immediate			

# 2 Test Programs

# 2.1 Livermore Loops:

ADD s0 s1 s2