The output of the command getconf -a | grep CACHE is

```
32768
LEVEL1_ICACHE_SIZE
LEVEL1_ICACHE_ASSOC
LEVEL1_ICACHE_LINESIZE
                                    64
LEVEL1_DCACHE_SIZE
                                    32768
LEVEL1_DCACHE_ASSOC
                                    8
LEVEL1_DCACHE_LINESIZE
                                    64
LEVEL2 CACHE SIZE
                                    524288
LEVEL2_CACHE_ASSOC
                                    8
LEVEL2 CACHE LINESIZE
                                    64
                                    8388608
LEVEL3_CACHE_SIZE
LEVEL3_CACHE_ASSOC
LEVEL3_CACHE_LINESIZE
                                    64
LEVEL4 CACHE SIZE
LEVEL4_CACHE_ASSOC
LEVEL4_CACHE_LINESIZE
```

1. There are three levels of cache

11.384 MiB

2. Cache size are given in the table below

Level	Size
1	32768(instruction cache) + $32768$ (data cache)= $65536$ bytes = $64$ KiB
2	524288  bytes = 512  KiB
3	8388608  bytes = 8  MiB

- 3. Associativity of Level-1 cache (Instruction) = 0
  Associativity of Level-1 cache (data) = 8
  Associativity of Level-2 cache = 8
  Associativity of Level-3 cache = 0
- 4. My CPU has 6 cores. Since L1 and L2 have 6 instances, one for each core we would have  $6*(64~{\rm KiB})+6*(512~{\rm KiB})+8~{\rm MiB}=8~{\rm MiB}+3~{\rm MiB}+384~{\rm KiB}=$

Assignment - 4
AIZOBTECHIOO6

Problem 2)

00000

256 bytes cache size

No. of blocks = 256/8 = 32 blocks Index size = log 32 = 5 bits

bytes offset = log 8 = 3 bits
Address size = 12 bits (3 hex digits)

Tag size = 12-5-3 = 4 bitstag is first 4 bits, index is next 5 bits. ©  $0 \times 005$  [ 0000 | 0000 | 0101]

Initially valid bit is O. So, it will be a miss. Tag 0000 will be stored in

( Ooo1 | OO10 | O100]

Initially valid bit is O. So, it will be a miss. Tag 0001 will be stored in 00100.

[ OOII | OIOI | OOIO ]

Initially, valid bit is O. So, it will be a

miss. Tag 0011 will be stored in 01010.

(d) 0x224 [0010|0010|0100]

Initially, walld bit is the The tag at 00100 is 0001. It is a miss. Now,

the tag stored there will be 0010

[001/0010/0110] a) 0x126 The tag at 00100 is 0010. a miss gt is Now, the tag stored 00100 will now be 000 [0001]0101]0000] J) 0x 350 The tag at 01010 is 0011, so, it will be a <u>hit</u>. [0000(0000(0000) g) 0×000 The tag at 00000 is 0000. It will be a <u>hit</u> W 0x025 [0000 |0010 | 0101] The tag at 00100 is 0001. It will be a miss. The tag at 00100 will now be 0000 i) 0x102 [0001 | 0000 | 0010] The log at 00000 is 0000. It will be a miss. The tag at 00000 will now be 0001 j) 0x120 [0001 [0010 | 0000] The tag at 00100 is 0000. It will be a miss. The tage at 00100 will now be 0001

[0010|0000|0000] r) 0 x 200h the tag at 000000 is 0001, the tag at 9t will be a miss. The tag at 00000 will now be 0010 NOX108 [0001 | 0000 | 10007 The valid bit at 00001 is 0. 9+ is a miss. The tag at 00001 is row 0001 m) 0x0000 (000010000) The tag at 00000 is 0010. It is a miss. The tag at 00000 will now be 0000 n) 0x202 [0010 | 0000 | 0016] The tag at 00000 is 0000. It is a miss. The tag will now be 0010 [00011001011000] o) 0x128 The Valid 6it 00101 is 0. It is a miss. The tag will now be 000 ( r) 0x350 [0011/0101/0000] The tag at 01010 is 0011. It will be a hit.

The number of hits over 3

The number of misses 13

that rate =  $\frac{3}{16} \times 100 = 18.75\%$ miss rate =  $\frac{13}{16} \times 100 = 81.25\%$ 

The top will

Problem 3

cache size, block size, raplacement policy is the same

No. of sets =  $\frac{256}{2 \times 8} = 16$  sets Offset size =  $log_2 8 = 36$  its Index size is now  $log_2 16 = 46$  its

i tag size = 12-4-3 = 5 bits

The tag is the first bits in each, index in next 4 bits

a) 0x005

[0000 | 0000 | 0101]

valid bit & set 0000 is 0. It is a miss.
The set will now store 00000

(0001 | 0010 | 0100 | 0100 | 0100 | valid bit of set 0100 is 0. It is a miss. The set will now store 00010.

c) 0x352 [0011|0101|0010]

Valid bit 9 Set 1010 is 0. It is a miss.

The set will now store 00110.

occidentation of occident occi

e) 0x126: [ 0001 | 0010 | 0110] The set 0100 has 00010 & 00100. It is a hit, we make 00010 as recently used tag. d) 0x350 [0011 | 0101 | 00007 set 1010 has tag 00110. It is a hit. g) 0x000 (0000/0000/0000) set 0000 has tag 00000. It is a hit h) 0x025 [0000]0010 | 0101] The set 0100 has 00010 2 00100. It is a miss. 00100 was least recently used. So, it will be replaced with 00000 i) 0x102 [000100000000000] The set 0000 has tag 00000. It is a miss. The tag 00010 will now be stored in 0000. j) 0x120 (0001/0010/0000) The set 0100 has tags 00000, 00010. : it is a hit - 00010 will become recently used tag.

[00101000010000] K) 0x200 set 0000 has 00000 & 00010. It is a miss 00000 was least recently used so it will be suplaced by 00100 2) 0x108 [0001 | 0000 | 1000] set 0001 has valid bit 0. 9+ is a miss Tag 00010 will now be stored in set m) 0x000 [0000 | 0000 | 0000] set 0000 has 00100 & 00010. 9t is a miss 00000 will replace 00010 in cache as it was least succently n) 0x202: [0010 | 0000 | 000 0000] The set 0000 has 00000 & 00\$\pi\$00. et is a hit. 0000 will become recently used tag. 0) 0x128 (0001/0010/1000) The set 0101 has valid bit 0. 9+ i's a miss, The set wir 0101 will now contain tag 00010. P) 0×350 (0011 0101 0000) The set 1010 contains 00110. It is a hit

No. of hits = 6

No. of misses = 10

hit rate =  $100 \times \frac{6}{16} = 37.5 \times \frac{1}{16}$ miss rate =  $100 \times \frac{10}{16} = 62.5 \times \frac{1}{16}$