

DIFFERENT METHODOLOGIES TO SOLVE VLSI FLOORPLANNING PROBLEM

¹*Leena Jain, ²Amarbir Singh

¹Department of Computer Applications, Global Group of Institutes, Amritsar (Punjab), India

²Assistant Professor, Baba Budha College, Bir Sahib, Tarn Taran (Punjab), India

***Corresponding Author: -**

Prof. (Dr.) Leena Jain

Head-Department of Computer Applications

Global Group of Institutes, Amritsar (Punjab)

Email id: Leenajain79@gmail.com

Abstract:

Due to the exponential increase in number of components on a VLSI (Very Large-Scale Integration) chip over the years, there is a need to develop automated algorithms to decide the relative positions of circuits on a chip. In order to improve the performance of a chip, it is essential to deal with multiple objectives including area and wire length during the floor planning phase. Modern very large-scale integration technology is based on fixed-outline floorplan constraints, generally with an objective of minimizing area and wirelength between the modules. This survey paper gives an up-to-date account on various approaches used to solve VLSI floor planning problem.

Keywords—Genetic algorithm, Non-slicing floorplan, Soft modules, VLSI floor planning.

INTRODUCTION

Packing problems are optimization problems that are concerned with finding a good arrangement of multiple items in larger containing regions (objects). The usual objective of the allocation process is to maximize the material utilization and hence to minimize the wasted area. That's why it is of particular interest to industries involved with chip manufacturing and mass-production as small improvements in the layout can result in savings of material and a considerable reduction in production costs [1]. A floorplan is a rectangular dissection which describes the relative placement of electronic modules on the chip. The exponential increase in the size of digital circuit, reduction in chip size and heterogeneity of circuit elements used in modern chips lead to an increase in the complexity of modern digital circuit layout and design of algorithms [2]. The development of integration technology has followed the famous Moore's Law [3]. Gordon Moore, the co-founder of Intel, in the year 1965, stated that "The number of transistors per chip would grow exponentially (double every 18 months)". In the design of VLSI (Very Large-Scale Integrated) circuit's floorplanning is an important phase. It determines the topology of layout and this problem is known to be NP-hard (Non-deterministic Polynomial-time hard) and it has received much attention in recent years. The solution space of the problem will increase exponentially with the growth of circuits scale, thus it is impossible to find the optimal solution by exploring the global solution space [4]. The digital circuit layout problem is a constrained optimization problem in the combinatorial sense. It is an important part of the digital circuit design process. For a circuit represented by net list, a set of modules, its dimensions and a set of pins, the layout problem seeks an assignment of geometric coordinates of the circuit components fulfilling the requirements of the fabrication technology (sufficient wire spacing, restricted number of wiring layers etc.) while minimizing certain cost criteria. This is accomplished in several stages such as partitioning, floorplanning, placement and routing with each step being a constrained optimization problem [5]. Figure 1 represents the various stages of physical design of ICs.




Fig 1: Stages of physical design of ICs.

Floorplanning is an essential design step in physical design of VLSI circuits to plan the positions of a set of circuit modules on a chip in order to optimize the circuit performance. The major objective of floorplanning is to allocate the modules of a circuit into a chip to optimize some design metric such as area, wire length and timing. During floorplanning the designers have additional flexibility in terms of size shape and orientation of the modules on chip. The shape of the chip and that of the modules is usually a rectangle. The representation has a great impact on the feasibility and complexity of floorplan designs. In this paper details about various aspects of floorplan design problem is given along with the complete literature survey of VLSI floorplanning problem.

VLSI FLOORPLAN DESIGN PROBLEM

a. Problem Description

Very large-scale integrated floorplan is to arrange the modules on a chip and the set of modules can be represented as $S = \{M_1; M_2; \dots; M_N\}$, where N is the number of the modules and M_i ($i = 1, 2, \dots, N$) represents the i th module. There are two different types of modules:

1. Hard module. The hard module's shape is fixed, and is denoted as (W, H) , where W is the width and H is the height of the module.
2. Soft module. Soft module's area is also fixed, but the ratio of width/height is included in a given range. It can be denoted as (S, L, U) , where S represents the area, L and U the lower and upper boundary of the width/height ratio. In case that the modules are given, the objective of VLSI floorplanning is to arrange the modules on a chip under the constraints that any two modules are not overlapped, and the area, wire length and other performance indices are optimal [4].

b. Floorplan Structure

There are two layout structures in floorplan, namely, slicing and non-slicing floorplan. A slicing floorplan can be obtained by repetitively cutting the floorplan horizontally or vertically, whereas a non-slicing floorplan cannot [6]. The given dimension of each hard module must be kept. All modules are free of rotation; if a module is rotated, its width and height are exchanged. Figure 2 shows a slicing floorplan. A slicing tree is used to represent a slicing floorplan, it is a binary tree with modules at the leaves and cut types at the internal nodes. There are two cut types, H and V. The H cut divides the floorplan horizontally, and the left (right) child represents the bottom (top) sub-floorplan. In Similar way, the V cut divides the floorplan vertically, and the left (right) child represents the left (right) sub-floorplan.




Fig 2: Slicing floorplan




Fig 3: Non-Slicing floorplan

The non-slicing floorplan is more general than the slicing floorplan as shown in Figure 3. However, because of its non-slicing structure, slicing tree cannot be used to model it. Instead,

we can use a horizontal constraint graph (HCG) and a vertical constraint graph (VCG) to model a non-slicing floorplan.

c. Floorplan Representation

To apply any optimization approach for floorplan design, we need to first encode a floorplan as a solution which is called a floorplan representation. A floorplan representation not only induces a solution space that contains all feasible solutions defined by the representation but also induces a unique solution structure that guides the search of the optimization approach to find a desired floorplan in the solution space. Most popular floorplan representations are Normalized Polish Expression, B*-tree, Sequence Pair, O-tree. Details about various floorplan representations that have been used for VLSI floorplanning can be seen in [7].

d. Floorplanning cost

The goal of floorplanning is to optimize a predefined cost function, such as the area of a resulting floorplan given by the minimum bounding rectangle of the floorplan region. Chip silicon cost directly correlates to the floorplan area. Chip silicon cost will be high if the area is large. The space in the floorplan bounding rectangle uncovered by any module is called white space or dead space. Other floorplanning cost, such as wire length, will also be considered. Shorter wire length not only can reduce signal delay but also can facilitate wire interconnection at the routing stage [8]. So the objective of floorplanning can also be a combined cost, a combination of area plus wire length.

MODERN FLOORPLANNING CONSIDERATIONS

Increasing design complexity and new circuit properties and requirements have reshaped the modern floorplanning problem. The new considerations and challenges make the problem much more difficult. Two such crucial considerations are following:-

a. Soft modules

Unlike hard modules with fixed heights and widths, soft modules can change their heights and widths while keeping the same module area. The aspect ratio bounds are given as inputs for each module. There are many techniques for the adjustment of soft-module dimensions.

b. Fixed-outline constraint

Modern VLSI design is typically based on a fixed-die (fixed-outline) floorplan [9], rather than a variable-die floorplan. A floorplan with pure area minimization without any fixed-outline constraints may be useless, because it cannot fit into the given outline. The classical floorplanning usually handles only module packing to minimize silicon area, unlike it the modern floorplanning should be formulated as fixed-outline floorplanning.

LITERATURE SURVEY

In the context of circuit design, floorplanning is the process of placing circuit modules of arbitrary sizes and dimensions on a given layout area with an objective of minimizing area and wirelength between the modules and this problem has been tackled by using various approaches in literature. A detailed literature review of the popular approaches that have been used to address VLSI floorplanning problem is given below.

a. Constructive approaches

According to S. M. Sait and H. Youssef (1995) [10] these approaches start from a seed module and then select one or several modules to add to the partial floorplan, and this procedure continues until all modules have been selected. Typical constructive approaches are cluster growth, partitioning and slicing, connectivity clustering, and rectangular dualization.

b. Iterative approaches

They search for an improved floorplan by making local changes until a feasible floorplan is gained or no more improvements can be obtained [11]. Popular iterative techniques are following:-

1. Simulated Annealing (SA)

It is one of the most popular methods for floorplan optimization. To apply simulated annealing for floorplan design, firstly floorplan is encoded as a solution, called a floorplan representation, which models the geometric relation of modules in a floorplan. This floorplan representation not only induces a solution space that contains all feasible solutions defined by the representation but also induces a unique solution structure that guides the search of simulated annealing to find a desired floorplan in the solution space ([12], [13]). D. F. Wong and C. L. Liu (1989) [14] used polish expressions to represent floorplans and employ the search method of simulated annealing. They used simulated annealing for the case where all modules are rectangular and minimize area and interconnection wirelength. Koji kiyota, Kunihiro fuiiyoshi (2000) [15] proposed a novel solution space of floorplans for simulated annealing (SA) which consists of the all general floorplans with exact n rooms, where n is the number of given modules, using sequence pair. Chen, T.C., Chang (2006) [16] have studied two types of modern floorplanning problems: 1) fixed-outline floorplanning and 2) bus-driven floorplanning (BDF). This floor planner uses B*- tree floorplan representation based on fast three-stage simulated annealing (SA) scheme called Fast-SA. Fang, J.P., Chang, Y.L, et. al. (2009) [17] adopted a parallel computing environment to increase the throughput of solution space searching in order to deal with the floorplan design with enormous amount of interconnections and design blocks. S. Anand , S. Saravanasankar (2010) [18] the aim of their work was to minimize the unused area, that is, dead space in the floorplan, in addition to these objectives. They developed a Simulated Annealing Algorithm (SAA) based heuristic, namely Simulated Spheroidizing Annealing Algorithm (SSAA) and improvements in the proposed heuristic algorithm are also suggested to improve its performance. Jianli Chen, Wenxing Zhu (2011) [19] presented a hybrid simulated annealing algorithm (HSA) for nonslicing VLSI floorplanning. They used a new greedy method to construct an initial B*-tree, a new operation on the B*-tree to explore the search space.

2. Genetic Algorithm (GA)

It is a global search technique inspired by evolution. The crux of GA lies in the “survival of the fittest” strategy. The input to GA is a set of random individuals, termed as the initial population. Each individual in the population is a chromosome that represents a solution to the given problem in an encoded form. Using well-defined genetic operators, GA evolves the individuals in the population generation by generation until an optimal or near to optimal

solution is found. The fitness of the individuals is evaluated in a fitness function. B. Gwee and M. Lim (1999) [20] described a genetic algorithm with heuristic-based layout decoder (GAHD) for floorplanning in IC design which use GA to search for an optimal arrangement of circuit modules on a pre-specified layout area. Ning Xu, Feng Huang et. al. (2006) [21] proposed a multithread scheme for parallelizing a genetic algorithm for BBL placement optimization. The parallel genetic algorithms (PGA) are realized, using sequence-pair (SP) as the representation in order to either speed up a problem or to achieve a higher accuracy of solutions to a problem. Maolin Tang and Xin Yao (2007) [22] proposed a memetic algorithm (MA) for a nonslicing and hard-module VLSI floorplanning problem. This MA is a hybrid genetic algorithm that uses an effective genetic search method to explore the search space and an efficient local search method to exploit information in the search region. Pradeep Fernando and Srinivas Katkoori (2008) [23] proposed a multi-objective genetic algorithm for floorplanning that simultaneously minimizes area and total wirelength. The proposed genetic floor planner is the first to use non-domination concepts to rank solutions. Samsuddin et. al. (2008) [24] proposes an optimization approach for macro-cell placement which minimizes the chip area size. The binary tree method for non-slicing tree construction process is utilized for the placement and area optimization of macro-cell layout in very large scaled integrated (VLSI) design. Various types of genetic algorithms: simple genetic algorithm (SGA), steady-state algorithm (SSGA) and adaptive genetic algorithm (AGA) are employed in order to examine their performances in converging to their global minimums. Jianli Chen, Wenxing Zhu (2010) [25] described that hybrid genetic algorithm (HGA) uses an effective genetic search method to explore the search space and an efficient local search method to exploit information in the search region. Gracia Nirmala Rani, Rajaram.S et. al. (2012) [26] presented a Genetic (GA) algorithm based thermal-aware floorplanning framework. Primary objective for floorplanning is to minimize the total area required to accommodate all of the functional blocks on a chip and also to reduce high temperature and to distribute temperature evenly across a chip in an framework. B*tree representations with Genetic (GA) algorithm is used to calculate floorplanning temperature based on the power dissipation.

Amarbir Singh, Leena Jain (2016) [27] proposed an algorithm for the modern VLSI Floorplanning problem with outline-free and hard modules constraints. This algorithm is based on the genetic algorithm and integer coding representation. Experimental results have shown that their algorithm provides faster and competitive results for the VLSI Floorplanning problem. Amarbir Singh, Leena Jain (2018) [28] developed a robust evolutionary algorithm for modern VLSI floorplanning problem. Highlight of their work lies in the proposed heuristic placement strategy and entropy based genetic algorithm having a crossover operation that helps to explore global search space in an efficient way. Different experiments show that their method

achieves substantially improved success rate than most of other algorithms for both fixed outline and outline free floorplanning in an affordable time. Results for EBIGA show that various MCNC and GSRC benchmark circuits can be processed in a reasonable time.

3. Particle Swarm Optimization (PSO)

It is an optimization technique inspired by swarm intelligence and theory in general such as bird flocking and even human social behavior. PSO is a population-based evolutionary

algorithm in which the algorithm is initialized with a population of random solutions. However, unlike most of other population-based evolutionary algorithms, Particle swarm optimization is motivated by the simulation of social behavior instead of the survival of the fitness. Guolong Chen et. al. (2008) [29] proposed a novel floorplanning algorithm based on Discrete PSO (DPSO) algorithm, in which integer coding based on module number was adopted and the principles of mutation and crossover operator in the Genetic Algorithm (GA) are also incorporated into the proposed PSO algorithm to achieve better diversity and break away from local optima. Zhen Chen et. al. (2012) [30] proposed a co evolutionary multi objective particle swarm optimization (CMOPSO) algorithm to solve a VLSI Floorplanning problem which is a multi-objective combinatorial optimization and has been proved to be a NP-hard problem.

c. Knowledge based approaches

They implement a knowledge expert system to make decisions regarding the optimal placement of different modules. Rainer bruck, Haike wronn et. al. (1988) [31] proposed a knowledge based approach which solves the floorplanning problem in two steps, topology planning and geometry planning. Both floorplanning steps can be realized by expert system based on blackboard architectures. C. F. Ball, P. V. Kraus et. al. (1994) [32] presented a new approach for floorplanning and placement using fuzzy logic as the framework for optimal partitioning. Two hierarchical partitioning strategies were described, both based on the fuzzy c-means algorithm (FCM), well known in the area of clustering and pattern recognition. The first method outlined is applied to a modified GORDIAN procedure, combining wire-length minimization by force directed relaxation (FDR) and a fast clustering technique instead of min-cut. The second approach outlined specifies different similarities between the cells using one fuzzy similarity relation for each feature.

CONCLUSION

In the context of circuit design, floorplanning is the process of placing circuit modules of arbitrary sizes and dimensions on a given layout area and it gives answer to the different questions of VLSI design such as shape of modules and location of modules. Optimized VLSI floorplan designs will improve the performance and size of VLSI chips. It will also be helpful in determining the yield and reliability of VLSI chips. VLSI floor planners commonly used iterative approaches such as Simulated Annealing (SA), Genetic algorithm (GA) and Particle Swarm Optimization (PSO) to solve the VLSI floorplanning problem.

FUTURE SCOPE

For modern floorplan designs, optimization of other costs such as routability, thermal and power can also be considered. Another extension can be to work with rectilinear modules (for instance, T-shaped or L-shaped modules). That can be done by splitting these rectilinear shapes into rectangles and modifying the placing algorithm to keep those corresponding rectangles compacted. As technology advances, the number of modules in a chip becomes large, so to cope with the scalability problem effectively and efficiently, hierarchical floorplanning can also be used. The hierarchical approach recursively divides a floorplan region into a set of sub-regions and solves those sub-problems independently.

ACKNOWLEDGMENT

The authors wish to thank the Global Group of Institutes, Amritsar their support and motivation.

REFERENCES

- [1]. E. Hopper, B.C.H. Turton, An empirical investigation of meta-heuristic and heuristic algorithms for a 2D packing problem, *European Journal of Operational Research* 128 , 2001, pp. 34-57.
- [2] Areibi, S. & Vannelli, A. , Advanced search techniques for circuit partitioning, In the DIMACS Series in Discrete Mathematics and Theoretical Computer Science, 1994 , pp. 77-98.
- [3] Hutcheson, Dan G. , Moore's Law: The History and Economics of an Observation that Changed the World. The Electrochemical Society INTERFACE, Volume. 14, No. 1, 2005, pp. 17-21.
- [4] Guolong Chen , Wenzhong Guo , Yuzhong Chen, A PSO-based intelligent decision algorithm for VLSI Floorplanning, *Soft Comput., Fusion Found. Methodol. Appl.* 14(12), 2009, pp.1329-1337.
- [5] Chan, T.F., Cong, J., Shinnerl, J.R., Sze, K., Xie, M., and Zhang, Y. , Multiscale optimization in VLSI physical design automation. In *Multiscale Optimization Methods and Applications*, Springer New York, 2006, pp.1-68.
- [6] D. F. Wong, C. L. Liu, A new algorithm for floorplan design, *proceeding of the ACWIEEE Design Automation Conference*, 1986, pp. 101-107.
- [7] Leena jain, Amarbir singh, Non Slicing Floorplan Representations in VLSI Floorplanning: A Summary, *International Journal of Computer Applications* (0975 – 8887) Volume 71–No.15, June 2013, pp.12-19.
- [8] Leena Jain and Amarbir Singh, A Genetic Algorithm Based Approach to Solve VLSI Floor planning Problem, *.International Journal of Computer Engineering & Technology*, 9(6), 2018, pp.46–54.
- [9] T. Chen and Y. Chang, *Electronic Design Automation Synthesis, Verification, and Test*, Morgan Kaufmann, 2009.
- [10] S. M. Sait and H. Youssef, *VLSI physical design automation: Theory and practice*. New York, USA: IEEE Press., 1995.
- [11] Leena Jain and Amarbir Singh, An Entropy Based Genetic Algorithm to Simultaneously Minimize Area and Wire length for VLSI Floor planning Problem *International Journal of Advanced Research in Engineering and Technology*, 9(6), 2018, pp. 30–39.
- [12] C. Sechen, *VLSI placement and global routing using simulated annealing*. Boston, USA: Kluwer Academic Publishers, 1988.
- [13] D. F. Wong, H. Leong, and C. L. Liu, *Simulated annealing for VLSI design*. Norwell, MA, USA: Kluwer Academic Publishers, 1988.
- [14] D. F. Wong and C. L. Liu, Floorplan design of vlsi circuits, *Algorithmica*, vol. 4, 1989, pp. 263–291.
- [15] Koji kiyota, Kunihiro fuiiyoshi, Simulated Annealing Search Through General Structure Floorplans Using Sequence-Pair, *Symposium On Circuits And Systems*, Geneva, Switzerland , IEEE, 2000, pp. 77-80.

- [16] Chen, T.C., Chang, Modern floorplanning based on B*-tree and fast simulated annealing, IEEE Trans. CAD 25(4), 2006, pp. 510–522.
- [17]. Fang, J.P., Chang, Y.L., Chen, C.C., Liang, W.Y., Hsieh, T.J., Satria, M., Han, A parallel simulated annealing approach for floorplanning in VLSI. In: Algorithms and Architectures for Parallel Processing. Lecture Notes in Computer Science, vol. 5574, Springer, Berlin/Heidelberg ,2009 , pp. 291–302.
- [18] S. Anand , S. Saravanasankar, P. Subbaraj, Customized simulated annealing based decision algorithms for combinatorial optimization in VLSI floorplanning proble, Springer , 2011.
- [19] Jianli Chen, Wenxing Zhu, and M. M. Ali, Hybrid Simulated Annealing Algorithm for Nonslicing VLSI Floorplannin, IEEE transactions on systems, man and cybernetics—part c: applications and reviews, VOL. 41, NO. 4, 2011, pp. 544-553.
- [20] B. Gwee and M. Lim., A GA with heuristic based decode for IC floorplanning, Integration, the VLSI Journal, 28(2):157–172, 1999.
- [21] Ning Xu, Feng Huang, Zhonghua Jiang, Parallel Genetic Algorithm for VLSI Building Block Layout, IEEE, pp. 1-4, 2006.
- [22] Maolin Tang and Xin Yao, A Memetic Algorithm for VLSI Floorplanning IEEE transactions on systems, man, and cybernetics—part b: cybernetics, VOL. 37, NO. 1, 2007, pp. 62-69.
- [23] P. Fernando and S. Katkoori, An elitist non-dominated sorting based genetic algorithm for simultaneous area and wirelength minimization in vlsi floorplanning, IEEE Intl. Conf. on VLSI Design, 2008, pp. 337–342.
- [24] Samsuddin, AbAl-Hadi Ab Rahman, Andaljayalakshmi G, A Genetic Algorithm Approach to VLSI Macro Cell Non-Slicing Floorplans Using Binary Tree, Proceedings of the International Conference on Computer and Communication Engineering, IEEE, 2008.
- [25] Jianli Chen, Wenxing Zhu, A Hybrid Genetic Algorithm for VLSI Floorplanning, International Conference on Intelligent Computing and Intelligent Systems (ICIS), IEEE, 2010, pp. 128-132.
- [26] Gracia Nirmala Rani.D, Rajaram.S, Nivethitha and Athira Sudarsan, Thermal Aware Modem VLSI Floorplanning, International conference on devices, circuits and systems, 2012, pp. 187-190.
- [27] Amarbir Singh, Leena Jain, Optimization of VLSI Floor planning Problem using a Novel Genetic Algorithm, International Journal of Computer Science and Information Security, Volume 14, No. 10, October 2016, pp. 937-942.
- [28] Amarbir Singh, Leena Jain, VLSI Floor planning Using Entropy Based Intelligent Genetic Algorithm”, Springer Nature, CCIS 805, 2018, pp. 53-71.
- [29] Guolong Chen, Wenzhong Guo, Hongju Cheng, Xiang Fen and Xiaotong Fang, VLSI Floorplanning Based on Particle Swarm Optimization, Proceedings of 3rd International Conference on Intelligent System and Knowledge Engineering, IEEE ,2008, pp. 1020-1025.
- [30] Zhen Chen, Jinzhu Chen, Wenzhong Guo, Guolong Chen, A Coevolutionary Multi-Objective PSO algorithm for VLSI Floorplanning, 8th International Conference on Natural Computation (ICNC), IEEE, 2012, pp. 712-728.

- [31] Rainer Bruck, Haik Wronn, Karl Heinz, A Knowledge Based Approach to Integrated Circuit Floorplanning, International Workshop on Artificial Intelligence for Industrial Application, 1988, pp. 194-199.
- [32] C. F. Ball, P. V. Kraus, and D. A. Mlynski, Fuzzy partitioning applied to vlsi-floorplanning and placement, IEEE Intl. Symp. on Circuits and Systems, pp. 177–180, 1994.