

# HCAL $\mu$ TCA Trigger and Readout Module (uHTR)

February 20, 2023


## Table of Contents

Overall Architecture.....	3
Data Formats on Links.....	3
Front-End-Data.....	3
4-Channel Format (HF).....	4
6-Channel Format.....	5
8-Channel Format.....	6
Link alignment, information and automatic link recovery.....	6
Orbit alignment procedure.....	7
Automatic actions.....	8
Trigger Data Formats.....	8
Physical connection and Signaling.....	8
Protocol and alignment.....	8
Trigger payload specification for HF.....	9
Trigger payload specification for HB/HE.....	9
DAQ Front-to-Back Formats.....	10
1.6 Gbps Data.....	10
4.8 Gbps Data.....	11
Lumi/BHM/Local Trigger Front-to-Back Formats.....	12
4.8 Gbps Data for HF Luminosity.....	12
3.2 Gbps Data for HF Luminosity.....	12
4.8 Gbps Data for BHM (old, only for synchronous link).....	12
3.2 Gbps Data for BHM.....	13
uHTR DAQ Data Format.....	13
Header v0.....	13
Header v1.....	14
Channel Data.....	14
Trailer.....	16
Trigger Primitive Formation.....	17
Trigger Primitive Formation in the HF (1.6 Gbps Firmware).....	17
Trigger Primitive Formation in the HF (4.8 Gbps Firmware).....	18
Primary Trigger Primitive Algorithm.....	18
Technical Trigger Algorithms.....	19
Trigger Primitives in the HB and HE.....	20
Parameters.....	20
Fine-grain algorithm concepts.....	21

---

The HE-only uHTRs.....	21
Implementation notes.....	21
Zero Suppression and Orbit-Gap Operations.....	22
Zero suppression parameters in the firmware.....	22
Functionality for the Measurement of Luminosity.....	22
Functionality for the Beam Halo Monitor.....	24
Mezzanine Cards.....	25
General Characteristics.....	25
Power Mezzanine.....	26
Auxiliary Power Mezzanine.....	28
FLASH Mezzanine.....	30
CPLD Mezzanine.....	31
JTAG Mezzanine.....	31
MMC Mezzanine.....	32

## Overall Architecture



## Data Formats on Links

The uHTR has a number of high-speed data links in use.

1. Front-end data links (1.6 Gbps and 4.8/5.0 Gbps)
2. Data links which carry DAQ data from front FPGA to back FPGA (4 Gbps)
3. Data link which carries luminosity and self-trigger information from front FPGA to back FPGA (LHC synchronous 4.8 Gbps or 3.2 Gbps)
4. Trigger links to RCT and GT
5. DAQ data output format to AMC13/DTC

## Front-End-Data

The uHTR is capable of operating with either the 1.6 Gbps legacy data link or one of several 4.8 Gbps data link formats. The 1.6 Gbps data format is given below. In this link, the orbit alignment is established by a “orbit block” of a series of idle characters. These idle characters are transferred during the orbit gap and the alignment point is the transition from idle back to data. This process is initiated by the “QIE Reset” broadcast TTC/TCDS command. This command is typically prescaled (reduced from 11 kHz to ~100 Hz) to minimize the impact on physics which would require sensitivity during the orbit gap.

For the 4.8 Gbps link, the data format varies depending on the number of channels which must be

transferred over a given link. In all cases, the structure of the data is a sequence of twelve bytes for each LHC bunch crossing (effective data rate of 4.8 Gbps). The link can be run either synchronous, in which case the line rate is the same as the effective rate, or asynchronous, in which case the line rate must be somewhat higher than the effective rate. In asynchronous mode, sequences of [K29.7, K28.2, K28.2, K28.2] are inserted to provide latency balancing between the two LHC-synchronous ends of the link.

#### 4-Channel Format (HF) R1

Byte	7	6	5	4	3	2	1	0
0	K28.5 Comma Character							
1	TE TDC 1				TE TDC 0			
2	CapId 3		CapId 2		CapId 1		CapId 0	
3	QIE ADC 0							
4	QIE ADC 1							
5	QIE ADC 2							
6	QIE ADC 3							
7	LE TDC 3 [5:4]		LE TDC 2 [5:4]		LE TDC 1 [5:4]		LE TDC 0 [5:4]	
8	LE TDC 3 [3:2]		LE TDC 2 [3:2]		LE TDC 1 [3:2]		LE TDC 0 [3:2]	
9	LE TDC 3 [1:0]		LE TDC 2 [1:0]		LE TDC 1 [1:0]		LE TDC 0 [1:0]	
10	TE TDC 3				TE TDC 2			
11	CRC-4				TDCE3	TDCE2	TDCE1	TDCE0

- BC0 : bunch counter alignment marker, sent once per orbit at an agreed phase
- TDCE $n$  : Indicates the trailing-edge TDC has an error/multipulse, etc as encoded in the TE TDC field
- QIE ADC : Encoded charge-integrated amplitude
- LE TDC : leading-edge TDC measurement from inside the QIE
- TE TDC : trailing-edge TDC measurement from the Igloo2 FPGA(using the discriminator output from the QIE)

## 4-Channel Format (HF) R2

Byte	7	6	5	4	3	2	1	0
0	K28.5 Comma Character							
1	TDCE3	TDCE2	TDCE1	TDCE0	Reserved (0)			BC0
2	CapId 3		CapId 2		CapId 1		CapId 0	
3	QIE ADC 0							
4	QIE ADC 1							
5	QIE ADC 2							
6	QIE ADC 3							
7	LE TDC 3 [5:4]		LE TDC 2 [5:4]		LE TDC 1 [5:4]		LE TDC 0 [5:4]	
8	LE TDC 3 [3:2]		LE TDC 2 [3:2]		LE TDC 1 [3:2]		LE TDC 0 [3:2]	
9	LE TDC 3 [1:0]		LE TDC 2 [1:0]		LE TDC 1 [1:0]		LE TDC 0 [1:0]	
10	TE TDC 1				TE TDC 0			
11	TE TDC 3				TE TDC 2			

- BC0 : bunch counter alignment marker, sent once per orbit at an agreed phase
- TDCE<sub>n</sub> : Indicates the trailing-edge TDC has an error/multipulse, etc as encoded in the TE TDC field
- QIE ADC : Encoded charge-integrated amplitude
- LE TDC : leading-edge TDC measurement from inside the QIE
- TE TDC : trailing-edge TDC measurement from the Igloo2 FPGA(using the discriminator output from the QIE)

## 6-Channel Format

Byte	7	6	5	4	3	2	1	0
0	K28.5 Comma Character							
1	LE TDC 0 [3:0]				CapId		CE	BC0
2	QIE ADC 0							
3	QIE ADC 1							
4	QIE ADC 2							
5	QIE ADC 3							
6	QIE ADC 4							
7	QIE ADC 5							
8	LE TDC 1 [5:0]						LE TDC 0 [5:4]	
9	LE TDC 3 [1:0]		LE TDC 2 [5:0]					
10	LE TDC4 [3:0]				LE TDC3 [5:2]			
11	LE TDC 5 [5:0]						LE TDC4 [5:4]	

- BC0 : bunch counter alignment marker, sent once per orbit at an agreed phase
- CE : indicates a mismatch in capid between the four channels
- QIE ADC : Encoded charge-integrated amplitude
- LE TDC : leading-edge TDC measurement from inside the QIE

## 8-Channel Format

Byte	7	6	5	4	3	2	1	0
0	K28.5 Comma Character							
1	Reserved (0)				CapId		CE	BC0
2	QIE ADC 0							
3	QIE ADC 1							
4	QIE ADC 2							
5	QIE ADC 3							
6	QIE ADC 4							
7	QIE ADC 5							
8	QIE ADC 6							
9	QIE ADC 7							
10	LE TDC 3		LE TDC 2		LE TDC 1		LE TDC 0	
11	LE TDC 7		LE TDC 6		LE TDC 5		LE TDC 4	

- BC0 : bunch counter alignment marker, sent once per orbit at an agreed phase
- CE : indicates a mismatch in capid between the four channels
- QIE ADC : Encoded charge-integrated amplitude
- LE TDC : leading-edge TDC measurement from inside the QIE, remapped into a limited set of bins by the Igloo2 FPGA. The specific remapping may be indicated by the reserved bits

## Link alignment, information and automatic link recovery

Link	[ 0]	[ 1]	[ 2]	[ 3]	[ 4]	[ 5]	[ 6]	[ 7]	[ 8]	[ 9]	[10]	[11]
Link status	OFF	OFF	ON	ON	ON	ON	ON	ON	ON	ON	OFF	OFF
Power (uW)	0.0	0.0	247.1	238.3	200.0	216.3	173.3	247.7	190.3	228.8	0.0	0.0
8b10b bad data	0	0	0	0	0	0	0	0	0	0	0	0
Rollover Count	0	0	0	0	0	0	0	0	0	0	0	0
Bad data rate	0.0e+00	0.0e+00	0.0e+00	0.0e+00	0.0e+00	0.0e+00	0.0e+00	0.0e+00	0.0e+00	0.0e+00	0.0e+00	0.0e+00
CDR Reset Cnt	0	0	0	0	0	0	0	0	0	0	0	0
-----												
BPR Status	000	000	111	111	111	111	111	111	111	111	000	000
V-- Status	000	000	100	100	100	100	100	100	100	100	000	000
-----												
Align delay	0	0	248	248	248	248	248	248	248	248	0	0
Read delay	0	0	253	253	253	253	253	253	253	253	0	0
Latency	0	0	5	5	5	5	5	5	5	5	0	0
FIFO full ctr	0	0	0	0	0	0	0	0	0	0	0	0
FIFO empty ctr	1	1	65535	65535	65535	65535	65535	65535	65535	65535	1	1
Invalid words	ffffffff	ffffffff	0	0	0	0	0	0	0	0	ffffffff	ffffffff
Invalid words rate	0.00e+00	0.00e+00	1.15e+04	1.15e+04	1.15e+04	1.15e+04	1.15e+04	1.15e+04	1.15e+04	5.75e+03	0.00e+00	0.00e+00
OrbitRate(kHz)	0	0	1.12e+01	1.12e+01	1.12e+01	1.12e+01	1.12e+01	1.12e+01	1.12e+01	1.12e+01	0	0
Bad align	65535	65535	0	0	0	0	0	0	0	0	65535	65535

- **Link status** can be either **ON** or **OFF** and it is directly linked to the simpleFiberMask in the snippet. Disabled links are now left in reset. Errors have no meaning for **OFF** links since there is no clock.
- **Power (uW)** is the optical power measured by the PPOD, unless there are I2C communication problems on this card, in which case the PPOD I2C may not be readable.
- **8b10b bad data** is the error counter directly plugged to the transceiver, no protocol is checked at this stage, just 8b10b encoding. **Rollover count** tells how many times the bad data counter has rolled-over (exceeded 65535) and been reset.
- **Bad data rate** : calculated recent bad data rate based on the bad data counter
- **CDR Reset Cnt** : Count of the number of times that the CDR reset has been pulled.
- **BPR status**:
  - (B) 8b10b alignment is currently valid (comma has been seen and used to align the link)
  - (P) Link multiplier PLL has locked successfully internally (does not require valid data from the front-end)
  - (R) GTX reset of the link has completed
- **V-- status**:
  - (V) Checks the validity of the decoded stream, including proper structure (placement of K-characters, parity and/or CRC, etc)
- **Align delay** is the latency between the front-end and the uHTR, in steps of 0.5BX for the legacy and 1/6 BX for the upgrade, and is the cycle in which the FIFOs will get their data.
- **Read delay** is the current configured cycle to start reading from the FIFO. Should be configured to **Align delay + 4/6**, for legacy, in order to give time for the data to propagate



inside the FIFO.

- **Latency** is NOT in firmware but is instead calculated in software by doing **Read cycle – Align cycle**. It is the number of cycles available for the data to propagate inside the FIFO. It should never be lower than 3. The upgrade should have a latency of 7-11 at this stage.
- **FIFO full/empty counters** can go up to 65535. FIFOs will be throwing away data if their full counter is incrementing. A FIFO getting empty means it is realigning the links properly (it's a good thing).
- **Masked words** is a 32-bit counter and can go up to 0xFFFFFFFF. It tells you how many words of data were tagged as invalid and masked for TP computation. This is the last counter on the alignment and verification chain (CapID misrotation, masking window, CRC, etc).
- **Orbit rate**: alignment marker rate (should be 11 kHz for 4.8 Gbps link and can be anything between 11 kHz and 10 Hz for the 1.6 Gbps link, depending on the QIEReset prescale) Must not be zero!
- **Bad align**: count of the number of times that, after orbit alignment is achieved, the orbit message from the front-end has not arrived on the expected BX relative to the signal in the uHTR from TTC. A few bad-aligns may exist due to TTC resets in parts of the system, but a large number (>50) generally indicates an issue.

### *Orbit alignment procedure*

The orbit alignment procedure is based on a FIFO. In the uHTR, the alignment FIFO is designed to minimize dead-time in “good” situations and so works a bit different than the HTR alignment FIFO, which could use the long idle block to reset its internal behavior. The uHTR alignment block has two states: aligned and not-aligned. Each time an alignment pulse (QIE-reset or BX0, depending on firmware version and configuration) is received from the TTC, the block looks for a matching alignment marker in the link data after a fixed delay in BX from the TTC command. The actual time between TTC message and link data is the “Alignment Delta” mentioned above.

If the number of delta is in the range 1-14, the link will be safely orbit aligned – the FIFO has a depth of sixteen 16-bit-word-clocks (80 MHz for the 1.6 Gbps link, or 240 MHz for the 4.8 Gbps link). The link will then enter the “aligned” state. After achieving the aligned state, the link alignment engine monitors the subsequent arrival of alignment messages relative to expectation in time. If the alignment message does not arrive on the high-speed clock tick when it is expected, the system will declare a “bad-align” condition. If the uHTR is set to “auto-realign”, which should be the normal mode of operation, the link will revert to the “unaligned” state and repeat the alignment process with the next opportunity (when the next alignment marker appears on the TTC).

### *Automatic actions*

Automatic actions are defined to try to recover from known issues on the link. However, automatic actions can make it hard to identify the nature of an issue, “reset storms” are possible, and instability can be the result so automatic actions should be used with care and intention – it is best whenever possible to resolve the issue at the source.

- Alignment-based GTX autoreset – there is a failure mode observed where the link is reported to

8b10b aligned (BPR=111) but the data appears to be a fixed pattern, rather than the actual data. This can be recovered by a GTX reset of the receiver. If enabled (off by default in the firmware), this auto reset waits for BPR=111 (this requirement can be disabled) and then counts a programmable number of alignment pulses from the TTC (at least 127) waiting for alignment to complete. If alignment does not complete, the link will be GTX-reset.

- “AutoCDR Reset” – The firmware counts the number of bad alignment conditions (times when the link should have been able to orbit-align but failed). When this counts up to a programmable number (10 by default), then a GTX “Clock-and-Data-Recovery” Reset is initiated which also initiates an asynchronous buffer reset.

## ***Trigger Data Formats***

### **Physical connection**

- Optical specification: wavelength=850nm, optical encoding=NRZ
- Optical connections: MTP (uHTR) to dual MTP (CTP7) via patch-panel
- Fiber type: OM3 or better

### **Signalling, Protocol, and Alignment (HB/HE/HF)**

- Line rate = 6.4G sync
- Symbol encoding = 8b10b
- User Interface = 16bit @ 320 MHz
- Packet header word (BC0) = x”XX7C” with k code bytes = “01”
- Packet header word (non-BC0) = x”XXBC” with k code bytes = “01”
- Link alignment = Comma Words and BC0 flag
- The baseline is 1 packet per bunch crossing.
- Words of packets with no data are replaced by alignment sequences.
- Synchronous operation is guaranteed by transmitting every link with the same reference clock and alignment flag (BC0 K character in header).
- Receiver aligns links by detecting 8b10b K28.5 characters on byte 0 of all packets (except BC0 packet).
- Error detection uses CRC code per packet (CRC-8-CCITT)
- Status signals from the High Speed transceivers used to check invalid 8b10b characters.

### **Trigger payload specification for HF**

1. Each data packet contains a header (K-character), trailer (CRC) and 14 payload bytes.
2. Each packet contains the data for eleven HF towers.
3. The energy for each tower is given by 8 bits and there are two feature bits for each tower.
4. The least-significant feature bit indicates that the tower’s long/short fiber ratio is consistent with an electron or photon energy deposit.

5. The most-significant feature bit is not assigned in the current firmware (reserved).

[illegible]

Table 1 – Packet Format for uHTR/CTP7 connections in HF

## Trigger payload specification for HB/HE

1. Each data packet contains a header (K-character), trailer (CRC) and 14 payload bytes.
2. Each packet carries the data for eight trigger towers.
3. The energy for each tower is given by 8 bits and there are six “extended information” bits for each tower.
4. The meanings of the extended information bits are not specified at this time, but will likely include information about shower shape and requests for MIP calibration triggers.

Byte	7	6	5	4	3	2	1	0
0	8b10b K-Character (K28.3 for BC0, K28.5 otherwise)							
1	Tower A Energy							
2	Tower B Energy							
3	Tower C Energy							
4	Tower D Energy							
5	Tower E Energy							
6	Tower F Energy							
7	Tower G Energy							
8	Tower H Energy							

9	Tower B EB [1:0]	Tower A Extended Bits [5:0]	
10	Tower C Extended Bits [3:0]		Tower B Extended Bits [5:2]
11	Tower D Extended Bits [5:0]		Tower C EB [5:4]
12	Tower F EB [1:0]	Tower E Extended Bits [5:0]	
13	Tower G Extended Bits [3:0]		Tower F Extended Bits [5:2]
14	Tower H Extended Bits [5:0]		Tower G EB [5:4]
15	CRC-8-CCITT		

Table 6 – Packet Format for uHTR/CTP7 connections in HB/HE

### Trigger link specification for ZDC

The ZDC trigger data is sent directly to the global trigger using an asynchronous 5 Gbps protocol. In concept, the entire orbit is a packet containing 12-byte (three 32-bit word) subpackets for each BX. The packet begins with the BX0 subpacket and ends with a number of trailer words. As the link is asynchronous, padding words are needed. The padding word is “K23.7,K23.7,K23.7,K23.7”.

BX0 Subpacket:

Word	Byte 3	Byte 2	Byte 1	Byte 0
0	{6'h0, EN_MINUS[9:8]}	EN_MINUS[7:0]	0	K28.1
1	0	0	{6'h0,EN_PLUS[9:8]}	EN_PLUS[7:0]
2	0	0	0	0

Data Subpacket:

Word	Byte 3	Byte 2	Byte 1	Byte 0
0	{6'h0, EN_MINUS[9:8]}	EN_MINUS[7:0]	0	K28.3
1	0	0	{6'h0,EN_PLUS[9:8]}	EN_PLUS[7:0]
2	0	0	0	0

Trailer 0 Subpacket:

Word	Byte 3	Byte 2	Byte 1	Byte 0
0	0x50	0x50	0x50	K28.5
1	0xde	0xad	0xbe	0xef

2	LINK_ID[31:24]	LINK_ID[23:16]	LINK_ID[15:8]	LINK_ID[7:0]
---	----------------	----------------	---------------	--------------

Trailer N Subpacket:

Word	Byte 3	Byte 2	Byte 1	Byte 0
0	0x50	0x50	0x50	K28.5
1	0x50	0x50	0x50	K28.5
2	0x50	0x50	0x50	K28.5

## DAQ Front-to-Back Formats

These data formats are used on the internal “front-to-back” high speed links which connect the front FPGA to the back FPGA. These formats are used to carry the un-suppressed data for each event chosen by the L1 trigger.

### 1.6 Gbps Data

For the 1.6 Gbps data, the 32-bits of data on each Front-to-Back link has the following format:

- [7:0] DATA\_e (MSB always zero for 1.6 Gbps)
- [9:8] CAPID\_e
- [10] CAPID\_ERROR\_BIT\_e, filled in by ZS algorithm in the back FPGA
- [11] OTHER\_ERROR\_BIT\_e
- [12] GBT\_ERROR\_BIT\_e
- [15:13] RESERVED (0)
- [23:16] DATA\_o
- [25:24] CAPID\_o
- [26] CAPID\_ERROR\_BIT\_o
- [27] OTHER\_ERROR\_BIT\_o
- [28] GBT\_ERROR\_BIT\_o
- [30:29] -> RESERVED (0)
- [31] FIRST\_CHANNEL\_OF\_EVENT

The subscripts “e” and “o” refer to the even and odd samples in a sequence, starting from zero. Thus, “o”=“e”+1.

This format is also used for trigger primitives for HF and HO. In the case of HO, where the channel count can be high, but the bandwidth of trigger primitives is low, the channels are “double-packed”. The first channel of a pair is carried on DATA\_x[3:0] (with the set of four bits from the sum selected by software) and uses CAPID\_x[1] to hold the muon bit. The other channel of a pair is carried on CAPID\_x[0], DATA\_x[6:4] and CAPID\_ERROR\_BIT\_x as the muon bit.

## HE and HF 4.8 Gbps Data

For the 4.8 Gbps data, the 32-bits of data on each Front-to-Back link has the following format:

- [7:0] QIE ADC DATA
- [13:8] LEADING\_EDGE\_TDC
- [17:14] TRAILING\_EDGE\_TDC
- [18] TDC\_ERROR
- [20:19] CAPID
- [21] CAPID\_ERROR
- [22] LINK\_ERROR
- [29:23] Reserved (0)
- [30] FIRST\_SAMPLE\_OF\_CHANNEL
- [31] FIRST\_CHANNEL\_IN\_EVENT

## ***Lumi/BHM/Local Trigger Front-to-Back Formats***

The Lumi/BHM/Local trigger link must run at a multiple of the LHC frequency. Depending on the available clocks, the link may run at 4.8 Gbps or 3.2 Gbps. The details of the meanings of the various codes are given in the Lumi and BHM sections.

## 4.8 Gbps Data for HF Luminosity

Index	15							8	7						0
0	0	0	0	0	0	Trig BC0	Lumi OC0	Lumi BC0	K28.5 comma character						
1	Channels-above-threshold (LHC)								Local trigger byte						
2	Channels-above-threshold1 (CMS)								Channels-valid (LHC)						
3	Channels-valid (CMS)								Channels-above-threshold2 (CMS)						
4	SumET [15:0]														

Index	15							8	7							0
5	Unassigned (0)							Unassigned (0)								

### 3.2 Gbps Data for HF Luminosity

Index	15							8	7							0
0	Local trigger bits [4:0]					Trig BC0	Lumi OC0	Lumi BC0	K28.5 comma character							
1	Channels-above-threshold (LHC)								Channels-valid							
2	Channels-above-threshold1 (CMS)								Channels-above-threshold2 (CMS)							
3	SumET [15:0]															

### 4.8 Gbps Data for BHM (old, only for synchronous link)

Index	15							8	7							0
0	Local trigger bits [4:0]				Trig BC0	Lumi OC0	Lumi BC0	K28.5 comma character								
1	#5[0]	Hit Chan #4			Hit Chan #3			Hit Chan #2			Hit Chan #1			Hit Chan #0		
2	Hit#10[2:1]		Hit Chan #9			Hit Chan #8			Hit Chan #7			Hit Chan #6			Hit#5[2:1]	
3	Hit Chan #15			Hit Chan #14			Hit Chan #13			Hit Chan #12			Hit Chan #11			#10[0]
4	#21[0]	Hit Chan #20			Hit Chan #19			Hit Chan #18			Hit Chan #17			Hit Chan #16		
5	0	0	0	0	0	0	0	0	Hit Chan #23			Hit Chan #22			Hit#21[2:1]	

### 3.2 Gbps Data for BHM

Index	15							8	7							0
0	Local trigger bits [4:0]				Trig BC0	Lumi OC0	Lumi BC0	K28.5 comma character								
1	ilink	Hit Chan #3			(0)	Hit Chan #2			(0)	Hit Chan #1			(0)	Hit Chan #0		
2	(0)	Hit Chan #7			(0)	Hit Chan #6			(0)	Hit Chan #5			(0)	Hit Chan #4		
3	(0)	Hit Chan #11			(0)	Hit Chan #10			(0)	Hit Chan #9			(0)	Hit Chan #8		

## uHTR DAQ Data Format

Each FED data payload from the AMC13/DTC will contain a number of uHTR blocks. These blocks are best understood as sequences of 16-bit words and consist of a header followed by channel data

blocks followed by a trailer. Two versions of the payload have been present in the history of the uHTR firmware.

1. The first version (v0) is identical to the VME HTR data format with the trailer significantly modified.
2. The second version (v1) is based on the 64-bit header for production AMC13 firmware, recast into 16-bit format for convenience of understanding. This version applies for back-FPGA firmwares 0.E.10 and later.

## Header v0

Index	15							8	7							0
0	Reserved for DCC								EvN[7:0]							
1	EvN[23:8]															
2	1	Space reserved for flags (used in DQM, debugging)														
3	OrN[4:0]					ModuleId[10:0]										
4	FormatVer[3:0] = 0x6				BcN[11:0]											
5	N (TP samples )								Presamples[3:0]				1	1	1	
6	nZS	1	0	0	FirmwareRev[11:0]											
7	0	FirmwareRev [18:12]							Pipeline[7:0]							

## Header v1

Index	15							8	7							0
0	Data_Length64[15:0]															
1	BcN[11:0]												Data_Length64[19:16]			
2	EvN[15:0]															
3	(Filled in by AMC13)								EvN[23:16]							
4	Presamples[3:0]				SlotId[3:0]				CrateId[7:0]							
5	OrN[15:0]															
6	PayloadFormat=1				EventType				Firmware Flavor[7:0]							
7	FirmwareVersion[19:16],FirmwareVersion[13:8],FirmwareVersion[5:0]															

In the AMC13 specification, word 4 is called “BoardId[15:0]” and is copied to the overall AMC13 header.

“Presamples” is used only for the 1.6 Gbps firmwares, as it is necessary to identify the sample-of-interest for that data format. It is not really a board id function.



The “EventType” field is used for orbit gaps operations as discussed in more detail on page 25.

## Channel Data

The channel data comes in several flavors, depending on whether the channel has a single or dual TDC functionality.

*Flavor=0 (or 1)*

Six-channel-per-fiber HB/HE QIE/TDC data, one 6-bit TDC hit-per-channel

It is suggested that flavor=1 could be used for channel data which would have been zero-suppressed but has been passed through under “Mark-and-Pass” behavior.

Index	15							8	7							0
n	1	Flavor[2:0]=0			ErrF[1:0]		CapId0[1:0]		ChannelId[7:0]							
n+1	0	SOI	TDCData[5:0] (TS 0)						QIEData[7:0] (TS 0)							
...	0	SOI	TDCData[5:0] (TS 1)						QIEData[7:0] (TS 1)							

- CapId0[1:0]: capacitor id for the first sample. The CapIds are assumed to rotate (0->1->2->3) through the rest of the samples, unless otherwise indicated by the error field
- ErrF[1:0]: Encodes errors observed for this channel (0=none, 1=capid misrotation, 2=link error, 3=both capid and link error problems)
- SOI: high for the “sample-of-interest”, zero for all other samples. Indicates same information as previous “presamples” field

*Flavor=2*

HF Data with leading- and trailing-edge TDC values (generally fewer TS/readout than HB/HE). In this case, two 16-bit words are required for each time sample.

Index	15							8	7							0
n	1	Flavor[2:0]=2			LE	Reserved(0)		MP	ChannelId[7:0]							
n+1	0	0	SOI	OK	Resv (0)				QIEData[7:0] (TS 0)							
n+2	0	1	CapId		0	TDC_TE[4:0] (TS 0)				TDC_LE[5:0] (TS 0)						
n+3	0	0	SOI	OK	Resv (0)				QIEData[7:0] (TS 1)							
n+4	0	1	CapId		0	TDC_TE[4:0] (TS 1)				TDC_LE[5:0] (TS 1)						

- LE : Link Error
- MP : Mark-and-Pass

*Flavor=3*

Eight-channel-per-fiber HB QIE/TDC data, one 2-bit TDC hit-per-channel

Index	15							8	7							0
n	1	Flavor[2:0]=3			LE	Reserved(0)		MP	ChannelId[7:0]							
n+1	0	SOI	Resv (0)		CapId		TDCData[1:0]		QIEData[7:0] (TS 0)							
...	0	SOI	Resv (0)		CapId		TDCData[1:0]		QIEData[7:0] (TS 1)							

- LE : Link Error
- MP : Mark-and-Pass
- SOI: high for the “sample-of-interest”, zero for all other samples. Indicates same information as previous “presamples” field

*Flavor=4*

Trigger Data

Index	15						8	7							0
n	1	Flavor[2:0]=4			ErrF[1:0]		Reserved(0)		ChannelId[7:0]						
n+1	0	SOI	OK	TPGData[12:0] (TS 0)											
...	0	SOI	OK	TPGData[12:0] (TS 1)											

*Flavor=5*

Pre-upgrade HTR data (7-bit QIE)

In this case, the HTR header and trailer may be identical to the 2011 HTR data format.  
Only even numbers of samples are allowed – expected number is 6-10 samples generally.

Index	15						8	7							0	
n	1	Flavor[2:0]=5			ErrF[1:0]		CapId0[1:0]		ChannelId[7:0]							
n+1	0	QIE Sample 1							0	QIE Sample 0						
n+2	0	QIE Sample 3							0	QIE Sample 2						
n+3	0	QIE Sample 5							0	QIE Sample 4						

- ErrF[1:0]: Encodes errors observed for this channel (0=none, 1=capid misrotation, 2=link error, 3=both capid and link error problems)

Technical data. This flavor is used to encode technical, changing data packets which hold information such as link status information, etc. This information for use by DQM only, and would not be unpacked into “detector-geometry” oriented information.

[illegible]

The trailer mostly repeats information elsewhere and is used for cross-checks of data integrity.

[illegible]

## Trigger Primitive Formation


The general data flow for all trigger primitives is similar. For each channel, the raw ADC value from the QIE is converted into a linear  $E_T$  scale. This is performed by a lookup-table (LUT) which combines pedestal subtraction, gain and response correction, and the  $\cosh(\eta)$  for the conversion between  $E$  and  $E_T$ . This LUT is generally called the *linearization* LUT. The number of bins in the LUT depends on whether the QIE8 (7-bit ADC) or QIE10/11 (8-bit ADC) is in use.

After linearization, a range of algorithms can be applied depending on the portion of the detector. Generally, some set of channels is summed, possibly after applying a pulse-shape filter. These sums define the various trigger channels which are produced by the uHTR. There are always fewer trigger channels than precision channels in the uHTR. Other algorithms can be applied at this point to define “fine-grain” or “feature” bits. The algorithms in use are discussed in detail in the respective sections below.

After the algorithms are applied, the range of the trigger tower  $E_T$  is compressed by an LUT agreed between the HCAL and L1 Trigger groups for output. This LUT also handles saturation.

### Trigger Primitive Formation in the HF (1.6 Gbps Firmware)

In the HF 1.6 Gbps firmware, the uHTR produces two sets of trigger primitives. The drawing to the right helps explain the two sets of trigger primitives produced for each wedge of HF (each wedge is handled by a single uHTR). In all cases, the short and long fibers are summed for each HF tower. No time-dependent filtering is applied – the trigger primitive for a given bunch crossing is based on the energy from that bunch-crossing alone and independent of any signals before or after.



The first set of trigger primitives is the large colored regions, which sum a 3x2 set of fundamental HF towers. These trigger towers are the “RCT-style” trigger towers. Each uHTR produces four RCT trigger towers, which are sent on a single 4.8 Gbps data fiber to RCT and received by an oRM on the Jet Summary Card.

For the upgraded calorimeter trigger, the uHTR produces a trigger tower for each fundamental tower, except that the tail-catcher tower (HF tower 29) is summed with the HF tower 30 at the same  $\phi$  location. For the upgraded calorimeter trigger, the long and short fiber  $E_T$  values are also passed into a LUT which identifies possible electromagnetic showers based on the ratio between long and short fibers. The trigger primitives are transmitted from each uHTR on two 6.4 Gbps fibers. The channels on each fiber are indicated by “A” and “B” in the figure above.

There are four sets of LUTs in the HF 1.6 Gbps firmware.

- **Group 0.** The linearization LUTs which convert QIE8 ADC values into  $E_T$  values. There are 128 entries in the LUT, each of which is a 10-bit integer. This allows a dynamic range of 1024.

The LSB must be agreed with the trigger group, but 0.5 GeV  $E_T$  is a typical choice, allowing a single-tower saturation at 512 GeV  $E_T$ . There are 48 LUTs, as only fibers 2-9 of each PPOD are in use for 1.6 Gbps operation.

- The indexing for group 0 is broken into two pieces. Index values 0-23 refer to PPOD0 and values 24-47 to PPOD1. For each PPOD, the index is  $(\text{fiber\_in\_PPOD} - 2) * 3 + \text{channel\_on\_fiber}$ .
- **Group 1:** The compression LUTs for the upgrade-trigger fibers. After the sum of pairs of channels, the range is increased by one. Therefore, there are 2048 entries in each compression LUT, with each entry being an eight-bit value for transmission to the trigger.
  - The index for the compression LUTs is  $(\text{trig\_channel} * 2 + \text{trig\_fiber})$ , where  $\text{trig\_channel}$  runs from 0..10 for each fiber and  $\text{trig\_fiber}$  has values 0=A and 1=B.
- **Group 2:** The electromagnetic fine-grain LUTs for the trigger upgrade fibers. There is one for each trigger fiber which compares the long and short fiber ADC values. Each entry is a single bit, encoding the fine-grain bit value to be set for the particular combination of long and short fiber ADC values. There are 16384 total entries in the LUT ( $128^2$ ).
  - The index for the fine-grain LUTs is the same as for the Group 1 compression LUTs.
  - Within each LUT, the addressing is  $(\text{long} * 128 + \text{short})$ .
- **Group 3:** The compression LUTs for RCT are handled by group 3. There are four LUTs, these are now unused with the retirement of RCT.
  - The index in the LUTs is increasing with  $|\eta|$

The trigger primitive formation also includes an amplitude fine-grain bit. Each channel has an individual threshold in ADC units. If any of the channels associated with the 1x1 trigger trigger tower is above threshold, the fine-grain bit will be set. This functionality is used for the “single-photoelectron” minimum-bias trigger which is needed for low-luminosity special runs.

## ***Trigger Primitive Formation in the HF (4.8 Gbps Firmware)***

In the 4.8 Gbps firmware, each physical tower is read out by two QIE10s. The QIE10 provides an eight-bit amplitude value and a six-bit leading-edge TDC value for each channel, while the Igloo2 FPGA provides a trailing-edge TDC measurement. The data from these two QIEs is used to calculate a best-estimate energy to suppress *Direct PMT interactions*: In this situation, a charged particle or group of charged particles interacts directly with the PMT. Typically, this results in a hit which is significantly earlier in time (2-6 ns) than the signal from a shower in the HF calorimeter. This effect can occur in only one channel of the two on a single PMT or on both.

## **Primary Trigger Primitive Algorithm**

The trigger primitive algorithm used is the following.

1. First, a programmable mask is consulted to identify channels which are disabled. A channel could be disabled due to a QIE chip malfunction or due to a flaky data fiber. If a channel is disabled by the mask, it is considered “invalid” for all further calculations.
2. For each channel, the leading-edge TDC value is used to identify the channel as a potential valid hit (in-time) or not (out-of-time). Because the TDC does not operate for very small pulses, there is an ADC threshold for each channel. Below this threshold, all hits are considered **in-time**.
3. A lookup table is used to convert the eight-bit ADC value into a ten-bit  $E_T$  value with an LSB determined by agreement with the CMS trigger group.
4. The following logic is used to determine the value for a trigger tower from the four channels which make up a trigger tower (long and short dual-anode).
  - If any valid/in-time channel is saturated (has the maximum possible  $E_T$  value), the trigger tower is reported as saturated
  - If all four channels in a trigger tower are valid/in-time, they are summed to calculate the total  $E_T$ .
  - If one channel in a physical tower is invalid/out-of-time, the valid/in-time channel will have its  $E_T$  value doubled in the calculation of the sum.
  - If both channels in one physical tower (either long or short) are invalid/out-of-time, the trigger tower will either be zeroed or use twice the  $E_T$  of the valid physical tower. (This is equivalent to assuming a hadronic energy deposit in the channel.) The behavior will be programmable and the best option will be determined by simulation and study of data.
  - If all channels in a trigger tower are invalid/out-of-time, the trigger tower will be zeroed.
5. The 12-bit linear  $E_T$  of the trigger tower is compressed to 8-bits by a LUT for transmission to the trigger.

## Technical Trigger Algorithms

Separate algorithms are provided for technical triggers, self-triggers, and the “energy-threshold” minimum-bias trigger. Four identical blocks (A, B, C, D) are provided. For each block, each channel has an ADC threshold and a TDC. If the amplitude is above the ADC threshold and the TDC map value is TRUE, then that channel is considered to have satisfied the algorithm conditions. Each block reports TRUE if any channel reports TRUE.

## ***Trigger Primitives in the HB and HE***

Each uHTR crate contains twelve uHTRs which can be considered of three types. The uHTRs in slots 1, 4, 7, and 10 receive inputs from HB only. The uHTRs in slots 2, 5, 8, and 11 receive inputs from both HB and HE, and the uHTRs in slots 3, 6, 9, and 12 receive inputs from HE only. However, the mapping of towers to the various uHTRs is complex and differs between the 1.6 Gbps era and the 4.8 Gbps era.

In the 1.6 Gbps era, the association is as follows:

- HB-only uHTRs:  $|\text{ieta}|$  from 1 to 12, inclusive
- HB/HE-overlap uHTRs:  $|\text{ieta}|$  from 13 to 18 inclusive, and from 25 to 26 inclusive
- HE-only uHTRs:  $|\text{ieta}|$  from 19 to 24 inclusive, and from 27 to 29 inclusive

In the 4.8 Gbps era, the association is as follows:

- HB-only uHTRs:  $|\text{ieta}|$  from 1 to 12, inclusive
- HB/HE-overlap uHTRs:  $|\text{ieta}|$  from 13 to 18 inclusive, and from 27 to 29 inclusive, except
  - $|\text{ieta}|=26$ , depth 7 will also be received by this uHTR and added to trigger tower 27
- HE-only uHTRs:  $|\text{ieta}|$  from 19 to 26, inclusive, except
  - $|\text{ieta}|=26$ , depth 7 will not be received by this uHTR

The HCAL has a  $5^\circ$  segmentation in  $\phi$  from  $\text{ieta}=1$  through 20 inclusive, and a  $10^\circ$  segmentation from 21 through 29. Each uHTR receives data from a full RBX, which covers  $20^\circ$  in  $\phi$ .

## **Parameters**

- Linearization LUT: The linearization LUT for each input channel converts the eight-bit ADC value into an eleven-bit linear value using an LSB agreed with the trigger group. An additional two bits are included in the LUT above the  $E_T$  value. These two bits (FGB, FBA) are used in the fine-grain algorithms.
  - FGA: enabled for amplitudes which are considered consistent with a MIP-like energy deposition
  - FGB: definition is under discussion. Initial suggestion is to set it for “large-amplitude” pulses.
- Compression LUT: The compression LUT for each trigger tower converts the twelve-bit summed tower energy to an eight-bit code in a scale agreed with the trigger group.
- Fine-grain LUT: Each tower can produce four fine-grain bits based on the FGA/FGB bits. The fine-grain LUT converts the FGA/FGB bits, ordered in depth, into the fine-grain bits. The indexing is :  
 $\{\text{FGB}[6], \text{FGA}[6], \text{FGB}[5], \text{FGA}[5], \text{FGB}[4], \text{FGA}[4], \text{FGB}[3], \text{FGA}[3], \text{FGB}[2], \text{FGA}[2], \text{FGB}[1], \text{FGA}[1]\}$

GA[1]}, where FBA[n] indicates the FGA bit for depth n.

## Fine-grain algorithm concepts

- FG[0] – This fine-grain bit indicates that the tower had a first-layer energy deposit consistent with a MIP. This fine-grain bit is targeted at the definition of an isotrack calibration trigger.
- FG[1] – This fine-grain bit indicates that the tower had a first-layer energy deposit consistent with a MIP and that at least one depth after the first had an energy deposit above the MIP threshold. This fine-grain bit is targeted at the definition of an isotrack calibration trigger.
- FG[2] – This fine-grain bit indicates that at least **three?** layers had an energy deposit consistent with a MIP. This fine-grain bit is targeted at the definition of muon triggers and triggers for MIP calibration of the HE

## The HE-only uHTRs

The HE-only uHTRs will produce 20 unique trigger-primitives and an additional 12 trigger primitives which are duplicates to provide a psuedo-5° segmentation in the 10° region, for a total of 32 trigger primitives. This will require four output trigger fibers. Due to resource limitations in the interconnect between the front-end and the back-end electronics,  $|\eta|=26/\text{depth}=7$  is not handled by this uHTR but rather by the overlap uHTR. As a result, all towers have six depths in this uHTR.

### *Implementation notes*

- All towers have six depths
- Each input link carries six channels
- There is a natural unit of five fibers due to the structure of the RM
- All layer-1 channels are carried on a single fiber (confirm!)



## Zero Suppression and Orbit-Gap Operations

The zero suppression algorithm is based on individual channels – no cross-channel correlations are used for zero suppression calculations. For the QIE readings, the zero suppression is performed using either individual samples or sums of subsequent samples. This choice is made in the software by setting a control bit. Each channel has an individual threshold in the firmware. After each sample (or sum of pairs) has been compared with the channel's threshold, the BX mask is checked to determine if the given sum is to be used to determine the over-threshold condition. If no sample (or sum of pairs) is over-threshold and has its BX mask bit enabled, then the channel will be zero-suppressed.

To allow monitoring of the channel and unbiased calibration of the detector, there are two tools available. The first is the option to periodically enable Mark-and-Pass for a single event based on its L1A number. The L1A number can be masked and compared with a defined value (mathematically if  $[(L1A \& MASK) == VALUE]$ ). If the two agree, Mark-and-Pass will be used for this one event. These events can be easily filtered in HLT for calibration purposes and the Mark-and-Pass condition recorded in the data will keep these channels out of use for physics.

The second tool for monitoring is orbit gap operations. These operations are discussed in detail in CMS DN2010/016. The uHTR supports setting the “EventType” field for pedestal and laser/LED events. This field will only be set when the appropriate TTC command is received and an L1A is received in that orbit during the set of BCN defined by software.

### Zero suppression parameters in the firmware

- BACK.DAQ.ZS\_DISABLE – fully disables any usage of zero suppression in the firmware
- BACK.DAQ.ZS\_MARKANDPASS – performs zero suppression algorithm and marks data which would be suppressed rather than removing it
- BACK.DAQ.ZS\_SUMBYTWO – determines if sums of samples rather than individual samples will be used for the ZS process
- BACK.DAQ.ZS\_MASK – Sample mask for ZS evaluation
- BACK.DAQ.NOZS\_EVN\_MASK, BACK.DAQ.NOZS\_EVN\_COMPARE – parts of the  $[(L1A \& MASK) == VALUE]$  calculation which can periodically enable Mark-and-Pass for an event (or series of events, depending on the setting of the mask and compare values).
- BACK.DAQ.ORBIT\_OPS\_MINBCN, BACK.DAQ.ORBIT\_OPS\_MAXBCN – range of bunch numbers where an orbit gaps operation trigger is allowed to occur

## Functionality for the Measurement of Luminosity

The uHTR luminosity system is based on the formation of bunch-by-bunch histograms which can be read out by IPbus or transferred into the DAQ via the AMC13. The following histograms must be calculated:

- Channels-above-threshold for LHC

- Channels-above-threshold-1 for physics
- Channels-above-threshold-2 for physics
- Channels-valid (normalization)
- Sum(ET) for physics

The histograms which are labeled “for LHC” should be calculated at all times, without respect to run boundaries. The histograms which are labeled “for physics” must respect the CMS run boundaries and line up on CMS luminosity segment boundaries in time.

Within the system, counts of channels and total ET sum across HF are performed using the front FPGA. These counts will be transferred to the back FPGA using the Front-Back link. The back FPGA will be responsible for accumulating the histograms and making them available for use. Each histogram contains 3564 BX bins, each with a 32-bit dynamic range. Three sets of histograms are hosted in the back FPGA and each is used for an integration period in turn. This allows the readout software to read all the histograms before they are cleared automatically for the next integration period. The firmware also keeps track of the situation when the readout did not occur quickly-enough to avoid overwriting a histogram.

The luminosity calculation uses a separate set of LUTs from those which are used by trigger calculations. These LUTs are used only for the ET calculation. In normal operations, these LUTs are loaded by the luminosity group. The threshold-based occupancy determination is based directly on the ADC value from the front-end without application of the LUT, which is intended to isolate these two determinations from each other.

There are two critical alignments to be achieved in the system – the BX alignment and the selection of orbits for integration. The BC0 signal (originally from TTC/TCDS via the AMC13) which is used for alignment of the front-end links is passed through the front-to-back lumi link. This BC0 signal is used to align the BX histograms in the back FPGA. There is a programmable phase register which allows to adjust for the delays in the system, which is managed by the lumi software.

The selection of orbits for integration is somewhat more complex. The number of orbits integrated for the lumi operations should be a fixed number of “lumi-nibbles” where a lumi-nibble is  $2^{12}$  orbits. The starting point for an integration can be set in two different ways, depending on the configuration of the uHTR and the TTC/TCDS system.

- If the TTC/TCDS system sends the “Lumi-Nibble-Boundary” TTC command (0xE8) and sends the long-format luminosity nibble numbers (and run number, fill number, etc), then the integration boundary can be set by the arrival of a “Lumi-Nibble-Boundary” TTC command when the “next lumi-nibble-number” value is a fixed multiple. For example, if the multiple is set to 4, the boundaries will occur at the start of lumi-nibbles with numbers (1, 5, 9, 13, 17, 21, 25, 29, 33, 37, 41, 45, 49, 53, 57, and 61).
- In all cases, the lumi integration will restart when an orbit-count-zero TTC command is received. From this point, the integration engine will count BC0s to determine where the integration boundaries are.

The luminosity firmware is designed to minimize the mutual impact of lumi operations on normal HF operations and vice versa. However, there are several points of overlap:

- Any change to the front-end will affect both the regular readout and lumi. If an readout box is power-cycled or an LED run is taken, the lumi measurement will clearly be affected.
- If the uHTR is rebooted, the lumi will be affected. In particular, until the front-end link alignment delay is set and the front-end link alignment process is completed, the luminosity will be unreliable; the orbit alignment will be undefined and some links may not align properly automatically.
- If the AMC13 is restarted, the uHTR will lose its clock and connection to TTC/TCDS. In this case, the uHTR should recover automatically when the clock is restored. Some software instability has been observed in the HFLumi software in this situation.
- TCDS/TTC configuration changes affect both systems. If a broadcast command is disabled in one mode or the other (e.g. lumi-nibble-boundary BGo), then that may affect operations. Regarding seamless local operation, it is unclear if the lumi-nibble-boundary broadcast command can continue to come from global CMS while the rest of HF is in local. If not, the integration boundaries will be unaligned relative to the rest of the luminosity system. Also, if the BC0 is not aligned to the global CMS BC0 during local operations, the histograms will not be properly aligned in bunch space as well.

To help track some of these effects, there are “LOCAL” and “GLOBAL” flags in the uHTR firmware. These are set by the uHTRManager software and read by the HFLumi software to track state changes in the HF system.

## Functionality for the Beam Halo Monitor

For the beam halo monitor system, it is necessary to count the number of hits above threshold in each phototube separately. These hits are binned by BX but also into four sub-bins in each BX based on the TDC value observed from the QIE10. As a result of these specifications, the BHM firmware has very high resource requirements. These requirements have been met by configuring the BHM firmware to support only the use of six fibers (24 channels) in each uHTR. The other fiber inputs are unused. The histograms for the BHM are  $3564 \times 4 = 14256$  bins long. As the expected bin occupancy at full luminosity is only  $O(20)$ , each bin is limited to a maximum value of 511 (9 bits) to limit the resource usage. Histograms are triplicated as for the HF luminosity case. The four sub-bins are *not* a fixed division of the TDC code by a factor of 8. As discussed below, the sub-bins are flexible.

The configuration for the BHM requires the following information:

- Channel-by-channel thresholds in QIE10 ADC units to define the minimum amplitude for a beam halo hit. These thresholds can be tuned using the per-channel amplitude histogramming support of the uHTR.
- Mapping between six-bit TDC code and BX-sub-bin id. This is a global setting (all channels share). The mapping can be arbitrary and could, for example, identify “BHM-halo-time” hits  $\pm 1$  ns, “collision-hits”  $\pm 3$  ns, “early-hits” and “late-hits”. The full range of TDC codes can be mapped to sub-bins or mapped to zero, which causes the code to be ignored.

## Mezzanine Cards

Formally, a mezzanine cards should be parallel to the base board it is attached to. This is not the case for the sub-assemblies on the uHTR, which are perpendicular to the base board. However, the term “power module” is highly confusing in the  $\mu$ TCA context, as the primary low voltage supply in a  $\mu$ TCA crate is through a unit called the power module. To limit confusion, we have decided to call the sub-assemblies “mezzanines”.

## General Characteristics


Except for the MMC, the rest of the mezzanines contain an EEPROM (either 24AA02E48T or 25AA02E48T). This 2kbit (256 byte) EEPROM is pre-programmed with a unique MAC address at the factory. The top half of the EEPROM is made non-reprogrammable, so the MAC address is protected, the bottom half is writable. During commissioning of each mezzanine, additional information is programmed into the EEPROM. The EEPROM should not then be modified during operations.

The structure of this data is as follows:

```
struct EEPROM_data {
    uint8_t data_format_version; // this is version 1
    uint8_t mezz_type_code;      // see codes in the sections below
    uint8_t mezz_subtype_code;   // see codes in the sections below
    uint8_t mezz_type[16];       // String version of mezzanine type+sub type
                                // (zero -terminated)
    uint8_t serial_number[2];    // construction serial number ([0]+[1]*256)
    uint8_t manu_date[11];       // DAY-MON-YEAR (zero-terminated)
    uint8_t manu_site[16];       // Site of manufacture (zero-terminated)
    uint8_t manu_tester[16];     // Name of tester (zero-terminated)
    uint8_t test_release[8];     // Release version of test code used
    uint8_t notes[56];          // String notes field in this version,
                                // available for future use if needed
};
```

This structure is aligned at address zero of the EEPROM.

## Power Mezzanine



The primary power mezzanines are designed to convert up to 20W of power from the bulk 12V input power, either as 20A of 1V or 6A of 3.3V power. Each mezzanine contains two LTM4601AV  $\mu$ module power converters, one operating as a slave to the other. The LTM4601AV supports voltage-margining, which raises or lowers the voltage around the nominal voltage. This variation is useful to test aging effects and identify possible weak components or boards. On the power mezzanines, the voltage margin is set as  $\pm 5\%$ .


The output voltage is set by a feedback resistor, allowing the same mezzanine to provide any of many voltages by an appropriate resistor setting. Two particular values are used in the uHTR:

- 3.3V power mezzanine
  - $R_{SET} = 6.62 \text{ k}$
  - `mezz_type_code=1`
  - `mezz_subtype_code=3`
  - `mezz_type = "PM3.3"`
- 1V power mezzanine
  - $R_{SET} = 45 \text{ k}$
  - `mezz_type_code=1`
  - `mezz_subtype_code=1`
  - `mezz_type = "PM1.0"`

The power mezzanine supports an I2C bus which contains the following devices:

- Address 1010000 : ID EEPROM
- Address 0100000 : PCA9534BS3 8-bit GPIO device which allows control over the margining functionality (bits 0 and 1), reading the margin bits (bits 2 and 3), and reading the power-good signal (bit 7)
- Address 1101000 : MCP3426A0-E/MC two-channel ADC. Channel 1 is attached to a TMP36GRT temperature sensor and channel 2 to the output voltage of the  $\mu$ modules.

The mezzanine connector is a 40-pin, dual-row 0.1” rectangular connector.



Pins	Function
VOUT	Output voltage
VINA, VINB	Input (12V) power to the master (A) and slave (B) micromodules
SDA/SCL	(I/O) I2C control lines
MRGN0, MRGN1	(Input) Set MRGN0=3V, MRGN1=GND for margin down Set MRGN0=GND, MRGN1=3V for margin up Any other values, provide nominal voltage
PGOOD	(Output) Open-drain, active-high signal that the power is good. On-mezzanine pull-up to 5V through a 100k resistor.
RUN	(Input) Active high (2V to 5V) control to turn on the power converters. Pulled high on the mezzanine through a 100k resistor
VSNS	(Input) Sense input to be tied to the voltage plane on the carrier board

The testing program for the power mezzanine produces (what).

## Auxiliary Power Mezzanine



The auxiliary power mezzanines are designed to provide a range of separate voltages at a lower total current than the power mezzanine. Each mezzanine contains one LTM4601AV  $\mu$ module power converter and eight linear regulators operating in pairs. The LTM4601AV supports voltage-margining, which raises or lowers the voltage around the nominal voltage, set to  $\pm 5\%$  on the LTM4601AV. The linear regulator voltages are set proportionally to the primary regulator, so they follow the margin variations.

There are two APMs used on the uHTR, one where the  $\mu$ module provides 2.5V power and one where it provides either 1.8V or 1.5V. In both cases, the linear regulators provide two independent sources of 1V and two of 1.2V power. These lower voltage, lower current supplies are used for supplying the PLL and gigabit transceiver portions of the FPGAs. The 1.8V or 1.5V APM is used for the front FPGA, where a larger current is required – the use of the lower voltage as the supply to the linear regulators saves power and heating of the linear regulators. The 2.5V APM primary output is used in several places on the board and the linear outputs power the back FPGA, which has fewer GTX blocks.


- 2.5V auxillary power mezzanine
  - mezz\_type\_code=2
  - mezz\_subtype\_code=2
  - mezz\_type = “APM2.5”
- 1.8V auxillary power mezzanine
  - mezz\_type\_code=2
  - mezz\_subtype\_code=1
  - mezz\_type = “APM1.8”
- 1.5V auxillary power mezzanine
  - mezz\_type\_code=2
  - mezz\_subtype\_code=5
  - mezz\_type = “APM1.5”

The power mezzanine supports an I2C bus which contains the following devices:

- Address 1010000 : ID EEPROM
- Address 0100000 : PCA9534BS3 8-bit GPIO device which allows control over the margining functionality (bits 0 and 1), reading the margin bits (bits 2 and 3), and reading the power-good signal (bit 7)
- Address 1101000 : MCP3426A0-E/MC two-channel ADC. Channel 1 is attached to a

TMP36GRT temperature sensor and channel 2 to the output voltage of the  $\mu$ module.

The mezzanine connector is a 40-pin, dual-row 0.1" rectangular connector.



Pins	Function
<b>VOUT</b>	Primary output voltage (2.5V or 1.8V)
<b>VOA</b>	Secondary output voltage (1.2V)
<b>VOB</b>	Secondary output voltage (1.2V)
<b>VOC</b>	Secondary output voltage (1.0V)
<b>VOD</b>	Secondary output voltage (1.0V)
<b>VIN</b>	Input (12V) power
<b>SDA/SCL</b>	(I/O) I2C control lines
<b>MRGN0, MRGN1</b>	(Input) Set MRGN0=3V, MRGN1=GND for margin down Set MRGN0=GND, MRGN1=3V for margin up Any other values, provide nominal voltage
<b>PGOOD</b>	(Output) Open-drain, active-high signal that the power is good. On-mezzanine pull-up to 5V through a 100k resistor.
<b>RUN</b>	(Input) Active high (2V to 5V) control to turn on the power converters. Pulled high on the mezzanine through a 100k resistor
<b>VSNS</b>	(Input) Sense input for the primary output (2.5V/1.8V) to be tied to the voltage plane on the carrier board

The testing program for the power mezzanine produces (what).



## FLASH Mezzanine


The FLASH mezzanine contains the SPI FLASH modules which contain the primary and backup FPGA configurations and which can also contain user data. The mezzanine can contain a total of eight 128Mb (M25P128) FLASH memories. The memories are accessed via SPI interfaces. There are separate SPI interfaces for the two FPGAs on the uHTR.

- FLASH Mezzanine
  - mezz\_type\_code=3
  - mezz\_subtype\_code=(# of FLASH chips for back FPGA)+8\*(# of FLASH chips for the front FPGA)
  - mezz\_type = “FLASH[(# back),(# front)]”

The power mezzanine supports an I2C bus which contains a single device:

- Address 1010000 : ID EEPROM

The mezzanine connector is a 40-pin, dual-row 0.1” rectangular connector.



Pins	Function
3.3V	3.3V power supply, used for on-board power purposes. If this is connected to the management power of the AMC card, the 3.6V pin should be supplied by payload power.
2.5V/VIO	2.5V power supply, used for I/O on and off the board (could be a different voltage in a different application)
3.6V	3.6V power which is diode-reduced to 3.3V for on-board power purposes. Should be provided from payload power if 3.3V comes from management power.
SDA/SCL	(I/O) I2C control lines
BCK_CS1	(Input, active-low) SPI select line for the second “User” FLASH memory for the back FPGA. Only one of BCK_CS, BCK_CS0, BCK_CS1 should be active at a single time.
BCK_CS0	(Input, active-low) SPI select line for the first “User” FLASH memory for the back FPGA. Only one of BCK_CS, BCK_CS0, BCK_CS1 should be active at a single time.
BCK_CS	(Input, active-low) SPI select line for the FPGA configuration memories. The active configuration memory is chosen by the RS lines. Only one of BCK_CS, BCK_CS0, BCK_CS1 should be active at a single time.
BCK_RS0, BCK_RS1	(Input) Revision-select to pick the active FPGA configuration memory for either programming or FPGA configuration. In the production version of the

<b>FNT_CS1</b>	mezzanine, BCK_RS1 is ignored.
<b>FNT_CS0</b>	(Input, active-low) SPI select line for the second “User” FLASH memory for the front FPGA. Only one of FNT_CS, FNT_CS0, FNT_CS1 should be active at a single time.
<b>FNT_CS</b>	(Input, active-low) SPI select line for the first “User” FLASH memory for the front FPGA. Only one of FNT_CS, FNT_CS0, FNT_CS1 should be active at a single time.
<b>FNT_RS0, FNT_RS1</b>	(Input, active-low) SPI select line for the FPGA configuration memories. The active configuration memory is chosen by the RS lines. Only one of FNT_CS, FNT_CS0, FNT_CS1 should be active at a single time.
<b>FNT_RS0, FNT_RS1</b>	(Input) Revision-select to pick the active FPGA configuration memory for either programming or FPGA configuration. In the production version of the mezzanine, FNT_RS1 is ignored.

## CPLD Mezzanine

The CPLD mezzanine is designed to host a moderate-scale Xilinx CPLD and an EEPROM. On the uHTR, the CPLD mezzanine is used to configure the Silicon Labs clock multiplier chips automatically on power-on.

### To do:

1. [More description](#)
2. [Pinout](#)
3. [Usage plans](#)

## JTAG Mezzanine


The JTAG mezzanine connects to the JTAG ports of the front and back FPGAs as well as the MMC microcontroller and the CPLD mezzanine. It also connects to the front-panel RJ45 connectors. Two versions of the JTAG mezzanine have been made. One is a simple implementation which provides connectors on the mezzanine for each of the JTAG chains. The second, which is the production version for the uHTR, provides an interface between the JTAG chains and the RJ45 connectors, allowing reprogramming of the FPGAs from the front-panel of a full uTCA crate.

- JTAG Mezzanine
  - mezz\_type\_code=4
  - mezz\_subtype\_code=1
  - mezz\_type = “JTAG”

The power mezzanine supports an I2C bus which contains a single device:

- Address 1010000 : ID EEPROM

The mezzanine connector is a 40-pin, dual-row 0.1” rectangular connector.



Pins	Function
2.5V	2.5V power supply
X_VIO	I/O voltage for the given JTAG chain
X_TMS, X_TCK, X_TDO, X_TDI	JTAG signals for the given JTAG chain
SDA/SCL	(I/O) I2C control lines for the id EEPROM
TMS, TCK, TDO, TDI	Master JTAG signals (from the front panel)
Magenta Pins	Control pins connected to the front-panel JTAG pins

MMC Mezzanine

The MMC mezzanine (formally, this means “Mezzanine Management Controller Mezzanine”), provides the µTCA-standard control functionality required to identify the power requirements of the AMC and carry out the necessary house-keeping functions. The MMC design and base firmware was provided by the University of Wisconsin group. The uHTR MMC mezzanine is a re-formatting of the design into a compact board which can be easily reused on many AMC cards.

