RISC-V Glossary

RISC-V acronyms and terms

This glossary includes definitions of terms specific to RISC-V in addition to terms that are useful in understanding the architectures and technologies in use by RISC-V contributors and technologies.

ABI

Application binary interface. Absctracts and interface for applications to not need to know what lies beneath it in S or M modes.

AEE

Application execution environment—the environment, from bare metal to full operating system, in which an application runs.

AIA

XXX

AIS 31

Information Security some for Europe and the global finance adjusted for bank cards), written by BSI.

ALU

Arithmetic Legical Unit.

ASIC

Application-Specific Integrated Circuit.

ATA

Advanced Technology Chehment.

ATM

Asynchronous Transler Mode

Atomic Layer Deposition

A light by-layer process that results in the deposition of hin films one atomic layer at a time in a highly controlled manner.

ATX

Advanced Technology eXtended.

BF

Refers to Brain Float or Biggs Feeting Point, used in BFLOAT16.

BFLOAT16

Brain floating point 16 bit—a vector (V) extension representing a wide dynamic range of numeric values by using a floating radix point. See en.wikipedia.org/wiki/Bfloat16 floating-point format.

BSI

German Federal Information Security service.

CLIC

Core-Local Interrupt Controller—A low-latency, vectored, pre-emptive interrupt controller for RISC-V systems.

CPL

Cost Per Load.

CPU Cache

Many CPUs three kinds of caches to speed up data repreval: an instruction cache for executable instruction fetch, a data cache for data store and fetch, and a translation lookaside buffer (TLB) for virtual to-physical address translation for executable instructions and data.

CMOS

Complementary Metal Oxide Semicongetor

Chemical Vapor Deposition

A chemical deposition process in which the wafer is exposed to the or more volatile precursors, which react and/or decompose on the obstrate surface to produce the destres film.

Consistency Model

A computing steem supports a specific consistency model if operations on memory follow specific rules. For example, high level languages like C++ and Jaco partially maintain the contract by translating memory operations into low-level operations while preserving memory semantics. To hold to the contract, compilers may produce some memory instructions, and librar calls like thread_mutex_lock() encapsulates required synchronization.

DM

Deg=bug Module--

DRAM

Dynamic Random Access Memory

eDRAM

Embedded DRAM.

ELEN

Element length.

Flip-flop

Electronic circular with two stable states for use in storing binary data. Data stored in flip-flops is changed by applying specific upputs. Both flip-flops in latches are building blocks that are used in digital computing.

FLOPS

Floating Point Operations per Second-

GE

Gate Equivalent.

HART

Hardware Thread—at machine-mode level each hart is a real hardware thread, either one hart per core without hardware multithreading, or multiple harts per core with hardware multithreading, and 'hart' represents the hardware resource. It is possible to emulate harts in software, for example, privileged execution environments can multiplex lesser-privileged harts onto physical hardware using timer interrupts. Note that co-operative multithreading within the same privilege level is not a compliant implementation. Across all implementation choices, we retain the concept of a hart as a post-particular abstraction representing an independently advancing RISC-V execution context within a RISC-V execution pronounce.

HBI

Hypervisor Binary Interface—an interface abstraction for previsors to run.

HEE

hypervisor execution environment—the environment in which a hypervisor runs.

IC

Integrated Circuit.

ID Synchronization

The mechanisms by which governmented on a core (e.g., by a Japan piler) is made is ible to other cores.

IIRC

The International Judgrated Reporting Council (IIRC) (previously the International Integrated Reporting Committee). was formed in August 2010 and aims to create a globally accepted framework for a process that results in communications by an organisation about value creation over time.

IMSIC

International Mobile Subscriber Identity Codes.

RC

The IRC—Internet Relay Chat a stocol in for use with text based conferencing; the simplest client being any socket program capable of connecting to the sever.

ISA

Programmer visite state and operations on that state, the boundary between hardware and software.

Instruction Set

group of commands CFD in machine language that can refer to all possible instructions for a CPU, or best of instructions to enhance its performance in specific situations, and includes:

- Instruction length—which can vary, Opcodes—the mmand to be carried out.
- Operands on which the command will operate
- Registers—king allocations that are limited in number and ability while quick to access.
- Memory—exterior torage—a large and more versatile number of locations that are slower to access.

J Extension

a RISC-V extension that provides a form of sandboxing that can be implemented by the pointer masking proposal where runtime and sandboxed code all run within user mode and the sandboxed code has been checked by the runtime to be unable to change pointer masks.

Latch

A circuit that has two stable states that is used to store state information, known as a bistable multivibrator.

M

used to indicate Machine Mode—a mode to which machines boot that allows programmer access to everything. The M is required in all RISC-V implementations.

MCM

Multi-Chip Module.

MIPS

Microprocessor without Interlocked Pipelined Stages—Areduced instruction set computer (NSC) instruction set architecture developed by MIPS Computer Systems, now MIPS Technologies, based in the Crited States, that influenced later RISC architectures.

MMU

Memory Management Unit.

MXLEN

Machine XLEN.

NAND

Not-and.

NIST

Keeps the standard time for America, defines 1 in the area cryptographic standards.

Non-ISA

von-Standard Extension—primarily of grammer visible software conventions to ensure interperability, but also HW protocols not directly as the programs, e.g. HW external debug protocols

NOR

Logical NOR, known as Pierce's Equipment, Quine's Dagger, the ampcheck from the Greek for "cutting both ways"), joint dentalized neither-nor, operates on two logical values, typically from two propositions, that produces a value of true in an only if both operands are false. In other order, it produces a value of false if and only if at least one operand is true.

Sevel Sandboxing

a form of sandboxing implemented by the pointer masking proposal. There is no guarantee that sandboxed code cannot modify the pointer mask and therefore the sandbox does not allow modifying pointer masks in user mode.

Photolithograph

In microprocessor fraufacturing, a process of using light to transfer a geometric pattern from a photomask (also called an optical mask) pattern patts to a photosensitive substrate on a thin film (substrate or wafer). The process can also make use of chancal photoresist on the substrate.

Platform

A System Platform is a set of features users can depend on working together that includes things like ISA Profiles, software components, hardware system components, standardized hardware/software interfaces, and other features. Currently RISC-V has defined two Platform types—OS/A and M (naming TBD).

PLIC

Progressive Lossless Image Coding.

PPO

Preserved Program Order—strict sequnetial consistency that demands that operations be seen in the order in which they were actually issued.

PQC

Post-Quantum Cryptography, due to replace RSA and ECC in MST cryptography [RQC] as well as military [NSA].

Privileged

Provides security isolation, and a means to reduce to defects because code does not have to check for illegal values. Privileged contains state, is used promarily to run applications and can be used to debug implementations. It defines CSR address specified and content trap when taken increases privilege many (say from U to S) trap when taken stays at the current priviledge mode access the SR and if it is r/w/rw/norw preserve bits already theeree when you change a field.

Profile

An ISA Profile is set of extensions (instructions, state and detaviors) that users can depend on working together. Extensions are either required, optional, unsupported, or the compatible. RISC-V has defined two Profile types: Application (RVAyy)--appropriate for Linux-class and other embedded designs with more sophisticated ISA needs—and Microcontroller (RVMyy)--appropriate for cost-sensitive application-optimized embedded designs running bare-metal or simple REOS environments.

Psuedo Mistuctions

are special commands to the assembler about the positioning of the program, the address the program should be assembled at, the pame of the module data declarations, the title and printing options for the program, defining and calling macrosismacro looping and test, and end of source ...

PTE

Page Table Entry.

PTEP

Parallel Telement Processor Thigh- speed virtual processor architecture

TG.2

Anysical random number generator class defined in AIS 31/2C.

PUD

Patch update

QEMU

QEMU (Quick EM por) is a free and open-source emulator and virtualizer that can perform hardware virtualization.

Register

A Register is a group of flip-flops with each flip-flop capable of storing one bit of information. The simplest register is one that consists of only flip-flops with no external gates.

RISC

Reduced Instruction Set Computer architecture. Information processing using any of a family of microprocessors that are designed to execute computing tasks with the simplest instructions in the shortest amount of time possible. RISC-based machines execute one instruction per clock cycle as opposed to CISC (Complex Instruction Set Computer) machines that can have special instructions as well as instructions that take more than one cycle to execute.

Rocket

Parameterized SoC generator written in Chisel, designed the helps tune the design under different performance, power, area constraints, and diverse technology dues.

RV

Reliability verification is a category of physical verification that helps ensure the robustness of a design by considering the context of schematic and layout promation to perform user-definable checks against various electrical and physical design rules that reduce susceptibility to premature or catastrophic electrical railures, usually over time.

RVWMO

RISC-V Weak Memory Ordering Default memory ordering model that loads reconstruction by latest store to the address of the later of in-program and memory order the especifications of list of axiomatic and operational rules).

SBI

Sytem Binary Marface—abstracts the interfaces that are required to perating systems.

SEE

superior execution environment—environment which can be are not required to be BIOS style interfaces.

SPENCE

Orders processor execution relative to all memory stores prior to the SFENCE instruction. The processor ensures that every store prior to SECUCE is boally visible before any store after SENCE becomes globally visible. The SFENCE instruction is offered with respect to memory stores after SFENCE instructions, MFENCE instructions (like CPUID instructions), and it is **not** ordered with respect to either premory to the ordered with or the LFENCE instruction.

SFENCE.VMA

instruction wrapper?)

SoC

System Chip.

SP 800 90B

Used in military WUSGOV random security Valuations, written by NIST.

SRAM

Static Random Access Memory

Standard Extension

mmm

TLB

Translation Lookaside Buffer—a memory buffer that enhances speed in retrieving a value by storing a memory address.

TRNG

True Random Number Generator—also known as HRNG, or Harware Random Number Generator—a device that generates random numbers from a physical process, rather than by the option of an algorithm. Such devices are often based on microscopic phenomena that generate low-level tratistical condom "noise" signals, like thermal noise, the photoelectric effect involving a beam splitter and other quantum thenomena.

thermal noise, the photoelectric effect involving a beam splitter. (Id other quantum) benomena. Unpriveleged User-space—describes VM Virtual Machine. VMA Virtual Memory Allocation— WARL Weighted Average Run | Logth— XLEN Register widths etymology involves reference to mathematical X and an reviation of the word "length." ZBT Zergans Turnaround

