XTRX rev4 Connectors Pinout



XTRX miniPCle Connector

Pin#	Function	I/O, Pwr	Description Refer PCI-E		
1	WAKE#		N/C		
2	+3.3V	Pwr	Main Power Input +3.3V	*A9, A10	
3	1PPSI_GPIO1(1N)	I (I/O)	External 1PPS input or GPIO1 or GPIO1N, CMOS 3.3V		
4	GND	Pwr	GND		
5	1PPSO_GPIO2(1P)	O (I/O)	GPS 1PPS output or GPIO2 or GPIO1P, CMOS 3.3V		
6	+1.5V		N/C		
7	CLKREQ#	ı	Tied to GND through resistor 330 Ohm.		
8	UIM_PWR	0	UIM_PWR, +1.8V/3.3V		
9	GND	Pwr	GND		
10	UIM_DATA	I/O	UIM DATA, CMOS 1.8V/3.3V		
11	REF_CLK-	ı	PCI Express Reference clock differential pair signal	A14	
12	UIM_CLK	0	UIM CLOCK, CMOS 1.8V/3.3V		
13	REF_CLK+	ı	PCI Express Reference clock differential pair signal	A13	
14	UIM_RESET	0	UIM RESET, CMOS 1.8V/3.3V		
15	GND	Pwr	GND		
16	UIM VPP		N/C		
17	TDD GPIO3 N	O (I/O)	TDD TX Enable output or GPIO3N or GPIO4, CMOS 3.3V		
18	GND	Pwr	GND		
19	MHZ IN	ı	**External TCXO Clock Input, CMOS 1.8V/3.3V		
20	TDD_GPIO3_P	1/0	GPIO3P or GPIO3 (or Pair of TDD TX Enable), CMOS 3.3V		
21	GND	Pwr	GND		
22	PERST#	I (I/O)	PERST# input (GPIO in case of USB), CMOS 3.3V	*A11	
23	PERn0	0	PCI Express Receiver differential pair signal	A17	
24	+3.3Vaux		N/C	1	
25	PERp0	0	PCI Express Receiver differential pair signal	A16	
26	GND	Pwr	GND		
27	GND	Pwr	GND	+	
28	+1.5V		N/C	+	
29	GND	Pwr	GND		
30	MHZ_OUT	0	**Clock output. Jumper connected by default, CMOS 1.8V/3.3V	+	
31	PETn0	ı	PCI Express Transmitter differential pair signal	B15	
32	GPIO8	1/0	GPIO8 through jumper, connected by default, CMOS 3.3V	 	
33	PETp0	ı	PCI Express Transmitter differential pair signal	B14	
34	GND	Pwr	GND	+	
35	GND	Pwr	GND		
36	USB_DM	1/0			
37	GND	Pwr	USB Negative Data. USB2 compatible. Jumper to GND. Connected by default.		
38	USB_DP	I/O	USB Positive Data. USB2 compatible.	1	
39	PERp1	0	PCI Express Receiver differential pair signal	A22	
40	GND	Pwr	GND		
41	PERp1	0	PCI Express Receiver differential pair signal	A21	
42	LED_WWAN#_GPIO5	O (I/O)	PCI Express Receiver differential pair signal A21 ***Output for LED WWAN (Negative) or GPIO5. CMOS 3.3V.		
43	GND	Pwr	Jumper to GND. Connected by default.		
44	LED_WLAN#_GPIO6	O (I/O)	Jumper to GND. Connected by default. ***Output for LED WLAN (Negative) or GPI06. CMOS 3.3V. Connected by default. CMOS 3.3V. CMOS 3.3V.		
45	GND	Pwr	Jumper to GND. Not Connected by default.		
46	LED_WPAN#_GPIO7	O (I/O)	Jumper to GND. Not Connected by default. ***Output for LED WPAN (Negative) or GPIO7. CMOS 3.3V.		
47	PETn1	1	***Output for LED WPAN (Negative) or GPIO7. CMOS 3.3V. PCI Express Transmitter differential pair signal B20		
48	+1.5V		PCI Express Transmitter differential pair signal B20 N/C		
49	PETp1	ı	PCI Express Transmitter differential pair signal	B19	
50	GND	Pwr	GND	+	
51	GND	Pwr	Jumper to GND. Not Connected by default.	+	
52	+3.3V	Pwr	Main Power Input +3.3V *A9, A10		
	1	· · · ·	Main Fower input 10.09		

JTAG Connector (pads on the bottom side for spring contacts)

Pin#	Function	I/O, Pwr	Description	Placement ****
1	TDO	0	TDO	X-35.5, Y+1.6 mm
2	TDI	I	TDI	X-35.5, Y-0 mm
3	TMS	I	TMS	X-35.5, Y-1.6 mm
4	vcc	Pwr	** Internal Bus Supply +1.8V/3.3V X-31.7	
5	TCK	I	тск	X-31.7, Y-0 mm
6	GND	Pwr	GND	X-31.7, Y+1.6 mm

U.FL Connectors (top side connectors)

Ref	Function	I/O, Pwr	Description Placement ****	
X1	Tx1	0	Transmitting Output 1 X+0.5, Y-5	
X2	Tx2	0	Transmitting Output 2 X-5, Y-0 mm	
Х3	Rx1	I	Receiving Intput 1 X-11,Y-2	
X4	Rx2	I	Receiving Intput 1 X+0.5, Y-	
X5	GPS_ANT	I, Pwr	Active GPS Antenna input, +3V/0.1A supply source. X-41.5,Y-	
X6	1PPS_IN	I	External 1PPS Clock intput, CMOS 3.3V X-27,Y+	
X7	CLK_IN	I	** External TCXO Clock intput, CMOS +1.8V/3.3V X-22.5,Y+1 n	

ADC In FPC/FCC Connector Pinout (bottom side connector)


7150 mm of our decimiodist i mout (bottom olds comiodist)					
Pin#	Function	I/O, Pwr	Description		
1,4,7	GND	Pwr			
10,13	GND	Pwr			
2	ADC1I_P	In	Analog input, impedance 100 Ohm ballanced		
3	ADC1I_N	In	Analog input, impedance 100 Ohm ballanced		
5	ADC1Q_P	In	Analog input, impedance 100 Ohm ballanced		
6	ADC1Q_N	In	Analog input, impedance 100 Ohm ballanced		
8	ADC2I_P	In	Analog input, impedance 100 Ohm ballanced		
9	ADC2I_N	In	Analog input, impedance 100 Ohm ballanced		
11	ADC2Q_P	In	Analog input, impedance 100 Ohm ballanced		
12	ADC2Q_N	In	Analog input, impedance 100 Ohm ballanced		

Standard miniPCle Connector (for reference)

Din#	Function	I/O, Pwr	Description
1	WAKE#	0, FWI	WAKE
	+3.3V	Pwr	
2		PWF	Input +3.3V
3	Reserved		Reserved
4	GND	Pwr	GND
5	Reserved		Reserved
6	+1.5V	Pwr	Input +1.5V
7	CLKREQ#	0	CLKREQ#
8	UIM_PWR	0	UIM_PWR
9	GND	Pwr	GND
10	UIM_DATA	1/0	UIM_DATA
11	REF_CLK-	I	PCI Express Reference clock
12	UIM_CLK	0	UIM CLOCK
13	REF_CLK+	I	PCI Express Reference clock
14	UIM_RESET	0	UIM RESET
15	GND	Pwr	GND
16	UIM_VPP	0	UIM VPP
17	Reserved		Reserved
18	GND	Pwr	GND
19	Reserved		Reserved
20	Reserved		Reserved
21	GND	Pwr	GND
22	PERST#	1	PERST#
23	PERn0	0	PCI Express Receiver differential pair signal
24	+3.3Vaux	Pwr	+3.3V auxilary
25	PERp0	0	PCI Express Receiver differential pair signal
26	GND	Pwr	GND
27	GND	Pwr	GND
28	+1.5V	Pwr	Input +1.5V
_			GND
30	GND SMB CLK	Pwr	
31			SMB serial CLOCK
_	PETn0	1	PCI Express Transmitter differential pair signal
32	SMB_DATA	I/O	SMB serial DATA
33	PETp0	I .	PCI Express Transmitter differential pair signal
34	GND	Pwr	GND
35	GND	Pwr	GND
36	USB_DM	1/0	USB Negative Data
37	Reserved		Reserved
38	USB_DP	1/0	USB Positive Data
39	Reserved		Reserved
40	GND	Pwr	GND
41	Reserved		Reserved
42	LED_WWAN#	0	LED Output
43	Reserved		Reserved
44	LED_WLAN#	0	LED Output
45	Reserved		Reserved
46	LED_WPAN#	0	LED Output
47	Reserved		Reserved
48	+1.5V	Pwr	+1.5V Input
49	Reserved		Reserved
50	GND	Pwr	GND
51	Reserved		Reserved
52	+3.3V	Pwr	Input +3.3V
			-

GPIO FPC/FCC Connector (bottom side connector)

GPIO FPC/FCC Connector (bottom side connector				
Pin#	Function	I/O, Pwr	Description	
1	+3.3V	Pwr	Output +3.3V, to supply level shifter chip only.	
3, 5, 7	GND	Pwr		
2	GPIO9_P	I/O	GPIO9P or GPIO9, CMOS 3.3V	
4	GPIO9_N	I/O	GPIO9N or GPIO10, CMOS 3.3V	
6	GPIO11_P	I/O	GPIO11P or GPIO11, CMOS 3.3V	
8	GPIO11 N	1/0	GPIO11N or GPIO12, CMOS 3.3V	



The drawing is for XTRX rev.4 and for reference only.

- *) May require extra components
- $^{\star\star})\,$ CMOS 3.3V by default. Depends of Internal BUS I/O assembly variant: 1.8V or 3.3V.
- ***) Do not connect directly to LED, requires a proper current limiting resistor.
- *****) Refer to Upper Mounting Hole (Same side as pin 1 of mPCle connector).

rev.04 20180115