Equivalence between hardware and software: Anything that can be done in software can be done in hardware, and vice-versa.

Breakthrough: Instead of programming the machines by changing the wiring, store a program in memory (but this had to wait until suitable storage means were available)

Components:

CPU – includes ALU, control unit, registers, program counter

Main memory system


I/O subsystem to connect external devices

Fundamental properties:

Sequential instruction processing

Alternates between instruction fetching and execution (more on this soon)

The Von Neumann Model (note: this was proposed earlier by John Mauchly and Presper Eckert – creators of ENIAC)




Data bus – transfer information between the CPU and the memory and peripherals

Address bus – provides the address information required to access specific memory locations or peripheral devices

Control bus – provides control signals to memory and devices

A block diagram of a simple CPU



ALU: Arithmetic and Logic Unit: does all the number crunching and logic operations, computes addresses, executes instructions

Registers: Fastest memory in the system, they store data and results for the ALU. Special purpose registers: **PC** (**program counter**) keeps address of the next instruction to be executed, **status** register contains flags that indicate special conditions resulting from the execution of instructions (e.g. overflow, divide by zero)


Control unit: Takes care of instruction fetch and decoding, Interfacing with the memory system, and general sequencing of operations within the CPU

MAR: Memory address register. Contains the address of whatever memory location is being currently referenced


MBR: Memory buffer register. Contains the data being read from, or written to memory

Each CPU will have their own special purpose registers, this is just a general model


A block diagram of a simple CPU



A block diagram of a simple CPU





The fetch-decode-execute cycle



Code and data now stored in main memory


The fetch-decode-execute cycle






Processor has to alternate between reading code and accessing/manipulating data

The fetch-decode-execute cycle






3 Stage Cycle:

Fetch - Decode - Execute

* Sometimes a 4th stage is added

Fetch – Decode –Execute - Write

The fetch-decode-execute cycle




Fetch

The contents of the program counter **PC** are loaded onto the **MAR**

This selects the address of the next instruction (LDA x)

The instruction is read Into the *MBR*

The fetch-decode-execute cycle




Decode

The instruction is converted Into a sequence of simple register/ALU operations

This sequence of operations is known as microcode

- Move address of x to MAR
- Read x into MBR
- Store MBR into register A

The fetch-decode-execute cycle




Execute

The sequence of microcode instructions is executed

- Move address of x to MAR
- Read x into MBR
- Store MBR into register A

The fetch-decode-execute cycle




Execute

The sequence of microcode instructions is executed

- Move address of x to MAR
- Read x into MBR
- Store MBR into register A


The fetch-decode-execute cycle



Execute

The program counter is incremented to point to the next instruction


The fetch-decode-execute cycle



Repeat the cycle

Fetch LDB y

The fetch-decode-execute cycle




Repeat the cycle

Decode LDB y

- Move address of y to MAR
- Read **y** into MBR
- Store MBR into register B

The fetch-decode-execute cycle




Repeat the cycle

Execute microcode for LDB y

- Move address of y to MAR
- Read **y** into MBR
- Store MBR into register B


The fetch-decode-execute cycle



Repeat the cycle

Increment PC


The fetch-decode-execute cycle



Repeat the cycle

Fetch ADD A,B

The fetch-decode-execute cycle




Repeat the cycle

Decode ADD A,B

- ALU : Sum reg A, reg B

- Store result in A

The fetch-decode-execute cycle




Repeat the cycle

Execute microcode for ADD A,B

- ALU : Sum reg A, reg B

- Store result in A


The fetch-decode-execute cycle



Repeat the cycle

Increment PC


The fetch-decode-execute cycle



Repeat the cycle

Fetch STA result

The fetch-decode-execute cycle




Repeat the cycle

Decode STA result

converts to:

- Move address of result to MAR
- Store the contents of register A in the MBR
- Write MBR to memory

The fetch-decode-execute cycle




Repeat the cycle

Execute microcode for STA result

converts to:

- Move address of result to MAR
- Store the contents of register A in the MBR
- Write MBR to memory

The fetch-decode-execute cycle



Repeat the cycle

Increment PC...

Fetch-Decode-Execute

This cycle is performed uninterruptedly by the CPU as long as the system is **on**

The computer is always doing *something* (i.e. unless sent to stand by, there is always some code being executed –what code?-)

We need to know how to program the CPU (assembly language)

Having done that, we will know how to control every aspect of the computer's operation.

Non Von Neumann architectures

Are becoming more common

Parallel computation

- * Parallel computers
- * Neural Networks
- * Genetic Algorithms
- * Quantum computers