

# **7147 MANUAL**

12 channel motion oriented differential interface

This page intentionally almost blank

# **Table of Contents**

GENERAL
DESCRIPTION
HARDWARE CONFIGURATION
TERMINATION ENABLE
CONNECTORS
CONNECTOR LOCATIONS AND DEFAULT JUMPERS 3 CONTROLLER CONNECTOR 4 RS-422 CONNECTORS 5 AUX 5V POWER 5
OPERATION
5V POWER
SPECIFICATIONS

### **GENERAL**

### **DESCRIPTION**

The 7I47 is a 12 channel RS-422 interface for Mesa's Anything I/O series of FPGA interface cards. The 7I47 has 12 independent receive and transmit channels. The 7I47 is mainly intended for motion oriented applications, for example as an output buffer and line receiver for connecting step and direction drives and encoders to Anything I/O FPGA cards.

The controller connection is a 50 pin header that matches the pinout of Mesa's Anything I/O cards. All RS-422 interface connections use pluggable Phoenix compatible 3.5 mm screw terminals.

### HARDWARE CONFIGURATION

### **GENERAL**

Hardware setup jumper positions assume that the 7l47 card is oriented in an upright position, that is, with the 50 pin controller connector is on the left hand side.

### **DEFAULT CONFIGURATION**

JUMPER	FUNCTION	DEFAULT SETTING
W1	CABLE/AUX 5V POWER	LEFT = CABLE POWER
W4	RX11	LEFT = TERM
W5	RX5	LEFT = TERM
W6	RX10	LEFT = TERM
W7	RX4	LEFT = TERM
W8	RX9	LEFT = TERM
W9	RX3	LEFT = TERM
W10	RX8	LEFT = TERM
W11	RX2	LEFT = TERM
W12	RX7	LEFT = TERM
W13	RX1	LEFT = TERM
W14	RX6	LEFT = TERM
W15	RX0	LEFT = TERM


### **TERMINATION ENABLE**

The 7I47 can terminate its RS-422 inputs if desired. Termination is enabled by setting the appropriate jumper to the left hand position. If termination is not desired, the jumper should b moved to the right hand position.

### **CABLE POWER ENABLE**

The 7I47 can supply I/O power to P3 and P4 via P1 or via the 50 conductor flat cable. If W1 is in the left hand position, flat cable power is used. If W1 is on the right hand position, P1 power is used.

### **CONNECTOR LOCATIONS AND DEFAULT JUMPER POSITIONS**



### **CONTROLLER CONNECTOR**

50 pin header connector J1 connects to the anything I/O card/motion controller. This can be a male 50 pin header on the top of the 7I47 card or a female 50 conductor header on the bottom side of the 7I47 depending on 7I47 model.

PIN	FUNCTION	DIRECTION	PIN	<b>FUNCTION</b>	DIRECTION
1	TX4	TO 7147	25	RX4	FROM 7147
3	TX5	TO 7I47	27	RX10	FROM 7147
5	TX6	TO 7147	29	RX5	FROM 7147
7	TX7	TO 7I47	31	RX11	FROM 7147
9	RX0	FROM 7I47	33	TX8	TO 7147
11	RX6	FROM 7I47	35	TX9	TO 7I47
13	RX1	FROM 7I47	37	TX10	TO 7147
15	RX7	FROM 7I47	39	TX11	TO 7147
17	RX2	FROM 7I47	41	TX0	TO 7I47
19	RX8	FROM 7I47	43	TX1	TO 7147
21	RX3	FROM 7I47	45	TX2	TO 7147
23	RX9	FROM 7I47	47	TX3	TO 7147
			49	+5V PWR	TO 7147

Note: all even pins are grounded. Alternate encoder names omitted for space

### **AUX 5V POWER**

2 pin pluggable terminal P1 can be used to supply 5V power to the I/O terminals on the7I47. This is suggested for most applications as the encoders typically will draw more current than can be supplied via the FPGA flat cable. P1 has the following pinout:

#### PIN FUNCTION

- 1 5V
- 2 GND

# **RS-422 CONNECTOR P4**

Connector P4 is a 3.5MM pluggable screw terminal block with the following pinout:

P4 PIN	FUNCTION	DIR
1	RX0	TO 7147
2	/RX0	TO 7147
3	GND	FROM 7I47
4	RX1	TO 7147
5	/RX1	TO 7147
6	+5V	FROM 7I47
7	RX2	TO 7147
8	/RX2	TO 7I47
9	RX3	TO 7I47
10	/RX3	TO 7147
11	GND	FROM 7I47
12	RX4	TO 7147
13	/RX4	TO 7147
14	+5V	FROM 7I47
15	RX5	TO 7I47
16	/RX5	TO 7147
17	+5V	FROM 7I47
18	GND	FROM 7I47
19	TX0	FROM 7I47
20	/TX0	FROM 7I47
21	GND	FROM 7I47
22	TX1	FROM 7I47
23	/TX1	FROM 7I47
24	GND	FROM 7I47

Note that actual signal functions depend on FPGA configuration.

### **RS-422 CONNECTOR P3**

Connector P3 is a 3.5MM pluggable screw terminal block with the following pinout:

P3 PIN	FUNCTION	DIR
1	RX6	TO 7147
2	/RX6	TO 7I47
3	GND	FROM 7I47
4	RX7	TO 7I47
5	/RX7	TO 7I47
6	+5V	FROM 7147
7	RX8	TO 7I47
8	/RX8	TO 7I47
9	RX9	TO 7I47
10	/RX9	TO 7I47
11	GND	FROM 7I47
12	RX10	TO 7I47
13	/RX10	TO 7I47
14	+5V	FROM 7I47
15	RX11	TO 7I47
16	/RX11	TO 7I47
17	+5V	FROM 7I47
18	GND	FROM 7147
19	TX2	FROM 7147
20	/TX2	FROM 7147
21	GND	FROM 7147
22	TX3	FROM 7147
23	/TX3	FROM 7I47
24	GND	FROM 7I47

Note that actual signal functions depend on FPGA configuration.

# **RS-422 CONNECTOR P2**

Connector P2 is a 3.5MM pluggable screw terminal block with the following pinout:

P2 PIN	FUNCTION	DIR
1	TX4	FROM 7I47
2	/TX4	FROM 7147
3	GND	FROM 7147
4	TX5	FROM 7147
5	/TX5	FROM 7147
6	GND	FROM 7147
7	TX6	FROM 7147
8	/TX6	FROM 7147
9	GND	FROM 7147
10	TX7	FROM 7147
11	/TX7	FROM 7147
12	GND	FROM 7147
13	TX8	FROM 7147
14	/TX8	FROM 7147
15	GND	FROM 7147
16	TX9	FROM 7147
17	/TX9	FROM 7147
18	GND	FROM 7147
19	TX10	FROM 7147
20	/TX10	FROM 7147
21	GND	FROM 7147
22	TX11	FROM 7I47
23	/TX11	FROM 7I47
24	GND	FROM 7I47

Note that actual signal functions depend on FPGA configuration.

### **OPERATION**

#### **5V POWER**

The 7I47 requires ~100 mA of 5V power for operation. This power will increase based on the number of terminated TX outputs used, up to a maximum of ~400 mA.

Power for the 7I47 logic is normally supplied from pin 49 of the 50 conductor controller cable. P1 supplies power only to the 5V I/O terminals on P3 and P4 (chiefly for encoder power).

If W1 is on the left hand position, the controller cable will supply both the logic and I/O power and P1 can remain unconnected. This mode can be used for testing but it is suggested that W1 be placed in the right hand position and I/O power be supplied via P1 for most applications.

The power from connector P1 Passes through a 1.3A PTC device before being routed to the I/O terminals. This limits the total I/O power supplied by the 7I47 to ~800 mA in 0 to 70C ambients.

#### **OUTPUT DRIVE**

The 7I47s outputs are designed to drive singly terminated RS-422 lines or remote opto-isolator diodes. Maximum output drive is 35 mA. The 7I47 outputs can be used individually for interfacing single ended loads. Unloaded outputs swing to 5V (Full 5V CMOS outputs)

### INPUT/OUTPUT POLARITY

The RS-422 differential I/O signals consists of a inverted and non-inverted signal pair for each unbalanced signal on the Anything I/O side of the interface. The TX(N) and RX(N) signals are the inverted signals. The /TX(N) and /RX(N) signals are the non-inverted RS-422 signals. This seemingly inverted convention is used to maintain compatibility with encoder inputs on other Mesa products and RS-422 serial usage. For driving single ended loads, either the inverting or non-inverting output may be chosen.

#### MONITOR / ENCODER LEDS

Monitor LEDs are provided on the RX(N) lines, especially for use with encoder inputs. These LEDs are arranged in 4 groups of 3 to monitor the A/B/INDEX lines of 4 encoders.

# **SPECIFICATIONS**

	MIN	MAX	UNITS	
5V POWER SUPPLY	4.75	5.25	VDC	
5V POWER CONSUMPTION		400	mA	
(all outputs loaded with 130 ohm terminations)				
MAXIMUM POWER TO I/O CONNECTORS		800	mA	
MAXIMUM DATA RATE	_	10	MBIT/S	
RS-422 INPUT COMMON MODE RANGE	-7	+12	Volts	
RS-422 INPUT TERMINATION RESISTOR	131	135	Ohm	
RS-422 OUTPUT LOW	_	.8	Volts	
(24 mA sink current)				
RS-422 OUTPUT HIGH	VCC8	_	Volts	
(24 mA source current)				
OPERATING TEMP.	0	+70	°C	
OPERATING TEMP. (-I version)	-40	+85	°C	
OPERATION HUMIDITY	0	95%	NON-COND	

# **DRAWINGS**

