RV1126_RV1109_BATTERY_IPC_SMARTBELL_REF_V11 Quick start solution

RV1126_RV1109 Main difference					
	RV1126		RV1109		
CPU	Quad A7		Dual A7		
NPU	2.0Tops		1.2Tops		
ISP	14M Pixel		5M Pixel		

Refer	ence Design Main Functions Introduction			
Power	Discrete Power			
RAM	EMMC/SLC NAND FLASH/SPI FLASH			
ROM	DDR3L/DDR3/LPDDR3/LPDDR4			
Interface	Interface SDMMC/SDIO/CIF/MIPI_DSI/MIPI_CSIO/ MIPI_CSI1/I2S/USB/ADC			

Rockchip 瑞芯微电子			Rockchip Electronics Co., Lt			
Project:	RV1126_	RV1109_F	REF			
File:	00.Cove	r Page				
Date:	Tuesday, September 29, 2020			Rev:	V1.1	
Designed by:	Yanhong.Li	Reviewed by:	<checker></checker>	Sheet:	1 of 34	

Table of Content

Page01	00.Cover Page
Page02	01.Index and Notes
Page03	02.Revision History
Page04	03.Block Diagram
Page05	04.Power Sequence
Page06	05.I2C MAP
Page07	06.IO Power Domain Map
Page08	10.RV1126/1109 Power/GND
Page09	11.RV1126/1109 OSC/PLL/PMUIO
Page10	12.RV1126/1109_DRAM Controller
Page11	13.RV1126/1109_Flash/SD
Page12	14.RV1126/1109_USB Controller
Page13	15.RV1126/1109_SARADC
Page14	16.RV1126/1109_VideoInput
Page15	17.RV1126/1109_VideoOutput
Page16	18.RV1126/1109_Audio
Page17	23.Discrete Power for System
Page18	24.Discrete Power for Camera
Page19	25.Wakeup Power/Charge
Page20	26.USB OTG
Page21	30.RAM_DDR3_96P_2X16bit_DD6(option)
Page22	31.RAM_LPDDR3_178P
Page23	32.RAM_DDR4_96P_2X16bit(option)
Page24	33.RAM_LPDDR4_200P(option)
Page25	40.Flash_eMMC Flash
Page26	41.Flash_Nand Flash(option)
Page27	42.Flash-Micro-SD Card
Page28	43.Flash_SPI Flash(option)
Page29	45.VI-Camera_CIF
Page30	47.VI-Camera_MIPI-CSI
Page31	49.IRC/IR LED/Light sensor
Page32	62.WIFI Module
Page33	70.Audio Port
Page34	99.MARK

Index and Notes

Note

NOTE 1:

Component parameter description

- 1. DNP stands for component not mounted temporarily
- 2. If Value or option is DNP, which means the area is reserved without being mounted

NOTE 2:

Please use our recommended components to avoid too many changes. For more informations about the second source, please refer to our AVL.

Generate Bill of Materials

Header:

Item\tPart\tDescription\tPCB Footprint\tReference\tQuantity\tOption

Combined property string:

{Item}\t{Value}\t{Description}\t{PCB Footprint}\t{Reference}\t{Quantity}\t{Option}

Graphic Description

L	Note
	Option
	Description


Rockchip Confidential

Revision History


Version	Date	Author	Change Note	Approved
V1.0	2020.07.13	Liyh	RV1126_RV1109_BATTERY_IPC_SMARTBELL_REF_V10	
V1.1	2020.09.28	Liyh	RV1126_RV1109_BATTERY_IPC_SMARTBELL_REF_V11 Update: 1. For saving power consumption, NPU and VEPU are supplied separately. 2. For saving power consumption, the AVDD and DVDD of the camera module are powered by DCDC instead of LDO. 3. The change of audio: Es8311 can support the loop-back function, so the hardware loop-back circuit can be deleted and the single ended MIC can be change to the difference mic.	


Rockchip 瑞芯微电子			Rockchip Electronics Co., Lt			
Project:	t: RV1126_RV1109_REF					
File:	02.Revision History					_
Date:	Tuesday, September 29, 2020			Rev:	V1.1	
Designed by:	Yanhong.Li	Reviewed by:	<checker></checker>	Sheet:	3 of 34	

Rockch	ip C	onfia	lential



Rockchip ^{瑞芯微电子} Rockchip Electronics Co., Ltd RV1126_RV1109_REF Project: File: 03.Block Diagram Rev: V1.1 Sheet: 4 of 34 Designed by: Yanhong.Li Reviewed by: <Checker>





The reference power on sequence of discrete power

Power Name	Power Channel	Time Slot	Default voltage	Supply Limit	Peak Current
VCC 0V8	LDO	Slot: 1	0.8V	0.5A	
VDD_LOGIC	BUCK	Slot: 2	0.8V	2.0A	1.75A
VDD_ARM	BUCK	Slot: 2	0.8V	1.0A	0.73A
VDD_NPU	BUCK	Slot: 2	0.8V	3.0A	2.11A
VDD_VEPU	BUCK	Slot: 2	0.8V	2.0A	1.0A
VCC_1V8	LDO	Slot: 3	1.8V	2.0A	
VCC_DDR	BUCK	Slot: 4	1.2V	0.4A	
VCC_3V3	BUCK	Slot: 5	3.3V	2.0A	
VCC1V8_DOVDD	LDO		1.8V	0.5A	
VCC1V2_DVDD	BUCK		1.2V	0.5A	
VCC2V8_AVDD	BUCK		2.8V	0.5A	
RESET					

NOTE:VCC_DVDD and VCC_AVDD according to camera sensor voltage

Rockchip _{瑞芯微电子}			ckchip Ele	ectroni	cs Co., Ltd
Project: RV1126_RV1109_REF					
File:	04.Powe	r Sequenc	e:e		
Date:	Tuesday, Se	Tuesday, September 29, 2020			V1.1
Designed by:	Yanhong.Li	Reviewed by:	<checker></checker>	Sheet:	5 of 34

A 3

I2C MAP

Port	Bus Name	Domain	Pull-up voltage	Slave Device	Slave Addr (MS 7Bits)	Slave Bus Capability	Note
I2C0	I2C0_SCL I2C0_SDA	PMUIO1	vcc_3v3	HYM8563			
1200	I2CO_SDA			CW2015			
I2C1	I2C1_SCL I2C1_SDA	I2C1_SCL VCCIO4 I2C1_SDA	VCC_1V8	MIPI Camera			
1201				CIF Camera			
I2C4	I2C4 SCL M1 I2C4_SDA_M1	VCCIO7	vcc_3v3	ES8311	0x18		
I2C5	I2C5_SCL_M0 I2C5_SDA_M0	VCCIO5_VDD	vcc_3v3	CM32181A3OP	0x48		


Rockchip 瑞芯微电子			Rockchip Electronics Co., Ltd			
Project:	RV1126_	RV1109_F	REF			
File:	05.12C M	AP				
Date:	Tuesday, September 29, 2020			Rev:	V1.1	
Designed by:	Yanhong.Li	Reviewed by:	<checker></checker>	Sheet:	6 of 34	


IO Power Domain Map


IO Domain	IO Group	Support of IO Voltage		Default Actual assigned IO Domain Voltage		Notes
		1.8V	3.3V	Net Name of Power Supply	Voltage	
PMUIO0	GPIO0A	~	~	VCC_1V8	1.8V	
PMUIO1	GPIO0BC	~	~	VCC_3V3	3.3V	
VCCIO1	GPIO0CD/GPIO1A	~	~	VCCIO_FLASH	1.8V	GPIOO_B3/FLASH_VOL_SEL_pin defined as a set pin for VCCIO1.
VCCIO2	GPIO1AB	~	~	VCCIO_SD	3.3V	
VCCIO3	GPIO1BCD	~	~	VCC_1V8	1.8V	
VCCIO4	GPIO1D/GPIO2A	~	~	VCC_1V8	1.8V	
VCCIO5	GPIO2ABCD/GPIO3A	>	✓	VCC_3V3	3.3V	
VCCIO6	GPIO3ABC	~	~	VCC_1V8	1.8V	
VCCIO7	GPIO3D/GPIO4A	~	~	VCC_3V3	3.3V	

Ro	ckchi 瑞芯微电		ckchip Ele	ectroni	cs Co., Lt	
Project:	RV1126_	RV1126_RV1109_REF				
File:	06.IO Po	06.IO Power Domain Map				
Date:	Tuesday, Se	eptember 29, 20	20	Rev:	V1.1	
Designed by:	Yanhong.Li	Reviewed by:	<checker></checker>	Sheet:	7 of 34	

Rockchip Confidential








Ro	ckchi 瑞芯微电		ckchip El	ectroni	cs Co., Ltd
Project:	RV1126_	RV1109_RI	EF		
File:	File: 12.RV1126/1109_DRAM Controller				
Date:	Tuesday, Se	Tuesday, September 29, 2020			V1.1
Designed by:	Yanhong.Li	Reviewed by:	<checker></checker>	Sheet:	10 of 34
		-			

EMMC/FLASH



All the power filter capacitors should be placed close to the power pins of SOC.

The power domain configuration of GPIO should match the actual power supply.







NOIE:				
FLASH(VCCIO1)	power domain	IO supply	configuration	pin:

Condition	VCCIO1 (VCCIO_FLASH)
FLASH_VOL_SEL=0	3.3V
FLASH_VOL_SEL=1	1.8V Default

SDMMC0/JTAG



SDMMC1/UART/I2S2




NOTE:

All the power filter capacitors should be placed close to the power pins of SOC.

The power domain configuration of GPIO should match the actual power supply.

Ro	よく 場芯微电		Rockchip Electronics Co., Ltd			
Project:	roject: RV1126_RV1109_REF					
File:	13.RV1126/1109_Flash/SD					
Date:	Tuesday, Se	ptember 29, 202	Rev:	V1.1		
Designed by:	Yanhong.Li	Reviewed by:	<checker></checker>	Sheet:	11 of 34	

USB Controller



USB2.0 design rules:

- 1. Max intra-pair skew <4ps
- 2. Max trace length<6inchs
- 3. Max allowed via <6
- 4. Trace impedance 90ohm+/-10%
- 5. The distance between other signals follows the 3W rule.

Rockchip Electronics Co., Ltd 端芯微电子

Project: RV1126_RV1109_REF


File: 14.RV1126/1109_USB Controller

Date: Tuesday, September 29, 2020 Rev: V1.1


Designed by: Yanhong Li Reviewed by: <Checker> Sheet: 12 of 34

2

2







BT1120 RX	DATA:CIF_DATA[15:0] Y[0:7]:CIF_DATA[8:15] Cb[0:7]:CIF_DATA[0:7] CLOCK:CIF_CIKIN
12bit CIF camera	CameraCIF[12:0]:CIF_DATA[15:4] XCLK:CIF_CLKOUT PCLK:CIF_CLKIN HSYNC:CIF_HSYNC VSYNC:CIF_VSYNC
10bit CIF camera	CameraCIF[10:0]:CIF_DATA[15:6] XCLK:CIF_CLKOUT PCLK:CIF_CLKIN HSYNC:CIF_HSYNC VSYNC:CIF_VSYNC
8bit CIF camera	CameraCIF[8:0]:CIF_DATA[15:8] XCLK:CIF_CLKOUT PCLK:CIF=CLKIN HSYNC:CIF HSYNC VSYNC:CIF_VSYNC

.


All the power filter capacitors should be placed close to the power pins of SOC.

NOIE:


The power domain configuration of GPIO should match the actual power supply.

MIPI-CSI Interface

MIPI_CSI_RXO and MIPI_CSI_RX1 power pins are adjacent, so they share a decoupling capacitor All the power filter capacitors should be placed close to the power pins of SOC.



I2C/SPI/MIPI-CLK




NOTE:

All the power filter capacitors should be placed close to the power pins of SOC.


NOTE:

The power domain configuration of GPIO should match the actual power supply.

	Rad	は 瑞芯微电		Rockchip Electronics Co., Ltd				
	Project:	RV1126_RV1109_REF						
Ī	File:	ile: 16.RV1126/1109_VideoInput						
ſ	Date:	Tuesday, Se	Tuesday, September 29, 2020 Rev:					
	Designed by:	Yanhong.Li	Reviewed by:	<checker></checker>	Sheet:	14 of 34		







NOTE:

• All the power filter capacitors should be placed close to the power pins of SOC.

NOTE:

The power domain configuration of GPIO should match the actual power supply.


Rockchip Electronics Co., Ltd Broject: RV1126_RV1109_REF


File: 18.RV1126/1109_Audio


Date: Tuesday, September 29, 2020 Rev: V1.1

Designed by: Yanhong Li Reviewed by: <Checker> Sheet: 16 of 34

4











Designed by: Yanhong.Li Reviewed by: <Checker>


power on sequence of WIFI AP6201BM/AP6203BM: 3V3--->1V8
























CIF Camera Interface



16bit CIF data	BT1120	12bit CIF	10bit CIF	8bit CIF
		camera	camera	camera
CIF_DO	BT1120_D0			
CIF_D1	BT1120_D1	Ĭ		Ĭ.
CIF_D2	BT1120_D2	26		8
CIF_D3	BT1120_D3	2		2
CIF_D4	BT1120_D4	D0		60
CIF_D5	BT1120_D5	D1		
CIF_D6	BT1120_D6	D2	D0	
CIF_D7	BT1120_D7	D3	D1	(8)
CIF_D8	BT1120_D8	D4	D2	D0
CIF_D9	BT1120_D9	D5	D3	D1
CIF_D10	BT1120_D10	D6	D4	D2
CIF_D11	BT1120_D11	D7	D5	D3
CIF_D12	BT1120_D12	D8-	D6-	D4
CIF_D13	BT1120_D13	D9	D7	D5
CIF_D14	BT1120_D14	D10	D8	D6
CIF_D15	BT1120_D15	D11	D9	D7

NOTE:

According to the current of the actual camera module, evaluate whether the current output by LDO can meet the requirement of two cameras using at the same time. If not, please add LDO to supply power

NOTE: There is also a group of pull-up for I2C1 on page 47. Select one group. $\begin{array}{c|c} R4501 & R4502 \\ 2.2k & 2.2k \\ 5\% & R0402 \end{array}$

Rockchip Electronics Co., Ltd								
Project:	RV1126_	RV1109_F	REF					
File:	45.VI-Ca	45.VI-Camera_CIF						
Date:	Tuesday, September 29, 2020 R				V1.1			
Designed by:	Yanhong.Li	Reviewed by:	<checker></checker>	Sheet:	29 of 34			

4 3 2

VCC1V8 DOVDD

