

RV1126_RV1109 Reference Design

RV1126_RV1109_IPC_REF_V1.2

RV1126_RV1109 Main difference		
	RV1126	RV1109
CPU	Quad A7	Dual A7
NPU	2.0Tops	1.2Tops
ISP	14M Pixel	5M Pixel

Reference Design Main Functions Introduction	
Power	RK809-2 +1DCDC or Discrete Power
RAM	EMMC/SLC NAND FLASH/SPI FLASH
ROM	DDR3L/DDR3/LPDDR3/LPDDR4
Interface	SDMMC/SDIO/MAC/LCD/CIF/MIPI_DSI/MIPI_CSI0/ MIPI_CSI1/LVDS0/LVDS1/I2S/PDM/USB/ADC

Table of Content

Page01	00.Cover Page
Page02	01.Index and Notes
Page03	02.Revision History
Page04	03.Block Diagram
Page05	04.PMIC Power Diagram
Page06	05.Discrete Power Diagram
Page07	06.I2C MAP
Page08	07.IO Power Domain Map
Page09	10.RV1126/1109 Power/GND
Page10	11.RV1126/1109 OSC/PLL/PMUIO
Page11	12.RV1126/1109 DRAM Controller
Page12	13.RV1126/1109 Flash/SD
Page13	14.RV1126/1109 USB Controller
Page14	15.RV1126/1109 SARADC
Page15	16.RV1126/1109 VideoInput
Page16	17.RV1126/1109 VideoOutput
Page17	18.RV1126/1109 Audio
Page18	20.Power DC IN
Page19	21.Power PMIC RK809-2
Page20	22.POE Power Input
Page21	23.Discrete Power for System
Page22	24.Discrete Power for camera
Page23	25.USB OTG
Page24	26.USB Host
Page25	30.RAM DDR3 96P 2X16bit
Page26	31.RAM LPDDR3 178P(option)
Page27	32.RAM DDR4 96P 2X16bit(option)
Page28	33.RAM LPDDR4 200P(option)
Page29	40.Flash eMMC Flash
Page30	41.Flash Nand Flash(option)
Page31	42.Flash-Micro-SD Card
Page32	43.Flash SPI Flash(option)
Page33	45.VI-Camera CIF
Page34	46.LVDS/Sub-LVDS Camera(option)
Page35	47.VI-Camera MIPI-CSI
Page36	49.IRC/Motor Driver
Page37	60.WIFI/BT-SDIO 1T1R+UART
Page38	61.WIFI RK912(option)
Page39	67.Ethernet-EPHY RMII
Page40	68.Ethernet-GEPHY RGMII(option)
Page41	70.Audio1(PMIC RK809-2)
Page42	71.Audio2(PMIC RK809-2+PDM MIC)
Page43	72.Audio3(Discrete solution)
Page44	99.MARK

Index and Notes

Note

NOTE 1:

Component parameter description

1. DNP stands for component not mounted temporarily
2. If Value or option is DNP, which means the area is reserved without being mounted

NOTE 2:

Please use our recommended components to avoid too many changes.
For more informations about the second source,please refer to our AVL.

Generate Bill of Materials

Header:

Item\tPart\tDescription\tPCB Footprint\tReference\tQuantity\tOption

Combined property string:

{Item}\t{Value}\t{Description}\t{PCB Footprint}\t{Reference}\t{Quantity}\t{Option}


Graphic Description



Note



Option





Description

Revision History


Version	Date	Author	Change Note	Approved
V1.0	2020.04.09	Liyh	IPC REF Design V1.0 for RV1126_RV1109	
V1.1	2020.06.26	Liyh	IPC REF Design V1.1 for RV1126_RV1109 Update: 1.Add usb circuit for improving compability 2.Replace DDR3 template 3.Update some notes	
V1.2	2020.11.02	Liyh	IPC REF Design V1.2 for RV1126_RV1109 Update: 1. Add discrete power solution. 2. Add the discrete CODEC IC solution. 3. Change the IRCUT, PAN/TILT Driver.	

Rockchip Confidential

<div><div>Rockchip Electronics Co., Ltd</div></div>			
Project:	RV1126_RV1109 IPC REF		
File:	02.Revision History		
Date:	Friday, December 04, 2020	Rev:	V1.2
Designed by:	Yanhong.Li	Reviewed by:	<Checker>
		Sheet:	3 of 44



Power Diagram



The reference power on sequence of discrete power

Power Name	Power Channel	the requirement of power on sequence	Default voltage	Supply Limit	Peak Current
VCC_0V8	LDO	1	0.8V	0.5A	
VDD_LOGIC	BUCK	2	0.8V	2.0A	1.75A
VDD_ARM	BUCK	2	0.8V	1.0A	0.73A
VDD_NPU_VEP	BUCK	2	0.8V	3.0A	2.11A
VCC_1V8	LDO	3	1.8V	0.5A	
VCC_DDR	BUCK	4	1.1V/1.2V/1.35V/1.5V	2.0A	
VCC_3V3	BUCK or Switch	5	3.3V	2.0A	
VCC1V8_DOVDD	LDO		1.8V	0.5A	
VCC1V2_DVDD	LDO		1.2V	0.5A	
VCC2V8_AVDD	LDO		2.8V	0.5A	
RESET					

NOTE:VCC_DVDD and VCC_AVDD according to camera sensor voltage

Example: Discrete Solution Table of Content

Page01	00.Cover Page
Page02	01.Index and Notes
Page03	02.Revision History
Page04	03.Block Diagram
Page05	04.PMIC Power Diagram
Page06	05.Discrete Power Diagram
Page07	06.I2C MAP
Page08	07.IO Power Domain Map
Page09	10.RV1126/1109 Power/GND
Page10	11.RV1126/1109 OSC/PLL/PMU/IO
Page11	12.RV1126/1109 DRAM Controller
Page12	13.RV1126/1109 Flash/SD
Page13	14.RV1126/1109 USB Controller
Page14	15.RV1126/1109 SARADC
Page15	16.RV1126/1109 VideoInput
Page16	17.RV1126/1109 VideoOutput
Page17	18.RV1126/1109 Audio
Page18	20.Power DC IN
Page19	
Page20	22.POE Power Input
Page21	23.Discrete Power for System
Page22	24.Discrete Power for camera
Page23	25.USB OTG
Page24	26.USB Host
Page25	30.RAM DDR3 96P 2X16bit
Page26	
Page27	
Page28	
Page29	40.Flash eMMC Flash
Page30	
Page31	42.Flash-Micro-SD Card
Page32	
Page33	
Page34	
Page35	47.VI-Camera MIPI-CSI
Page36	49.IRC/Motor Driver
Page37	60.WIFI/BT-SDIO 1T1R+UART
Page38	
Page39	67.Ethernet-EPHY RMII
Page40	
Page41	
Page42	
Page43	72.Audio3(Discrete solution)
Page44	99.MARK

I2C MAP

Port	Pin Name	Domain	Bus Name	Pull-up voltage	Slave Device	Slave Addr (MS 7Bits)	Slave Bus Capability	Note
I2C0	I2C0_SCL/GPIO0_B4_u I2C0_SDA/GPIO0_B5_u	PMUI01	I2C0_SCL_PMIC I2C0_SDA_PMIC	VCC3V3_SYS	RK809-2	0x20		PMIC
I2C1	I2C1_SCL/GPIO1_D3_u I2C1_SDA/GPIO1_D2_u	VCCIO4	I2C1_SCL I2C1_SDA	VCC1V8_DOVDD				CIF camera
								MIPI camera
I2C2	I2C2_SCL/GPIO0_C2_d I2C2_SDA/GPIO0_C3_d	PMUI01	I2C2_SCL I2C2_SDA	VCC3V3_SYS	RTC			
I2C4	I2C4_SCL_M1/GPIO4_A0_d I2C4_SDA_M1/GPIO4_A1_d	VCCIO7	I2C4_SCL I2C4_SDA	VCC_3V3	ES8311			
I2C5	I2C5_SCL_M0/GPIO2_A5_d I2C5_SDA_M0/GPIO2_B3_d	VCCIO5	I2C5_SCL I2C5_SDA	VCC_3V3	MS32006 CM32181A30P			


IO Power Domain Map

IO Domain	IO Group	Support of IO Voltage		Default Actual assigned IO Domain Voltage			Notes
		1.8V	3.3V	Net Name of Power Supply	Power Source	Voltage	
PMUIO0	<i>GPI00A</i>	✓	✓	<i>VCC1V8_PMU</i>	<i>RK809-2_LDO2</i>	<i>1.8V</i>	
PMUIO1	<i>GPI00BC</i>	✓	✓	<i>VCC3V3_SYS</i>	<i>RK809-2_BUCK4</i>	<i>3.3V</i>	
VCCIO1	<i>GPI00CD/GPIO1A</i>	✓	✓	<i>VCCIO_FLASH</i>	<i>RK809-2_LDO4</i>	<i>1.8V</i>	<i>GPI00_B3/FLASH_VOL_SEL pin defined as a set pin for VCCIO1 voltage.</i>
VCCIO2	<i>GPI01AB</i>	✓	✓	<i>VCCIO_SD</i>	<i>RK809-2_LDO8</i>	<i>3.3V</i>	
VCCIO3	<i>GPI01BCD</i>	✓	✓	<i>VCCIO3_VDD</i>	<i>RK809-2_LDO4</i>	<i>1.8V</i>	
VCCIO4	<i>GPI01D/GPIO2A</i>	✓	✓	<i>VCCIO4_VDD</i>	<i>RK809-2_LDO4</i>	<i>1.8V</i>	
VCCIO5	<i>GPI02ABCD/GPIO3A</i>	✓	✓	<i>VCCIO5_VDD</i>	<i>RK809-2_SWOUT2</i>	<i>3.3V</i>	
VCCIO6	<i>GPI03ABC</i>	✓	✓	<i>VCCIO6_VDD</i>	<i>RK809-2_LDO4</i>	<i>1.8V</i>	
VCCIO7	<i>GPI03D/GPIO4A</i>	✓	✓	<i>VCCIO7_VDD</i>	<i>RK809-2_LDO4</i>	<i>1.8V</i>	

Power


U1000N
RV1126/RV1109
BGA409 14R00X14R00X0R90

NPU/LOGIC/VEPU/ARM Power




Supply for VCCIO1~7 Power


VCCIO_VDD_1V8





NOTE:
If any power domain of vccio 1 ~ vccio 7 is used,
then VCCIO_VDD_1V8 must be connected to 1.8V power supply



For NPU Power




For VEPU Power




U1000O
RV1126/RV1109
BGA409 14R00X14R00X0R90



VSS/AVSS




GND

 Rockchip Electronics Co., Ltd			
Project:	RV1126_RV1109 IPC REF		
File:	10.RV1126/1109_Power/GND		
Date:	Friday, December 04, 2020	Rev:	V1.2
Designed by:	Yanhong.Li	Reviewed by:	<Checker>
Sheet:	9	of	44

U1000K
RV1126/RV1109
BGA409 14R00X14R00X0R90




PMUIO_VDD_1V8 and PLL_AVDD_1V8 share one power supply and one decoupling capacitor which is placed close to the pin position




NOTE:
USB CTRL must used GPIO0 C1

EMMC/FLASH




NOTE:
All the power filter capacitors should be placed close to the power pins of SOC.



NOTE:
FLASH(VCCIO1) power domain IO supply configuration pin:

Condition	VCCIO1 (VCCIO_FLASH)
FLASH_VOL_SEL=0	3.3V
FLASH_VOL_SEL=1	1.8V Default




SDMMC0/JTAG




NOTE:
All the power filter capacitors should be placed close to the power pins of SOC.
If SD card is not used, please reserve MCU JTAG interface

SDMMC1/UART/I2S2



NOTE:
All the power filter capacitors should be placed close to the power pins of SOC.

USB Controller




USB2.0 design rules:

1. Max intra-pair skew <4ps
2. Max trace length<6inchs
3. Max allowed via <6
4. Trace impedance 90ohm+/-10%
5. The distance between other signals follows the 3W rule.

This circuit is used to improve usb compatibility.

Note:



These components are close to R2502 to avoid long branches.




Rockchip Electronics Co., Ltd

Project:	RV1126_RV1109 IPC REF		
File:	14.RV1126/1109_USB Controller		
Date:	Friday, December 04, 2020	Rev:	V1.2
Designed by:	Yanhong.Li	Reviewed by:	<Checker>
		Sheet:	13 of 44

SARADC






瑞芯微电子

Rockchip Electronics Co., Ltd

Project:	RV1126_RV1109 IPC REF		
File:	15.RV1126/1109_SARADC		
Date:	Friday, December 04, 2020		Rev: V1.2
Designed by:	Yanhong.Li	Reviewed by: <Checker>	Sheet: 14 of 44



U1000F
RV1126/RV1109
BGA409 14R00X14R00X0R90




BT1120 RX	DATA:CIF_DATA[15:0] Y[0:7]:CIF_DATA[8:15] Cb[0:7]:CIF_DATA[0:7] CLK0K:CIF_CLKIN
12bit CIF camera	CameraCIF[11:0]:CIF_DATA[15:4] XCLK:CIF_CLKOUT PCLK:CIF_CLKIN HSYNC:CIF_HSYNC VSYNC:CIF_VSYNC
10bit CIF camera	CameraCIF[9:0]:CIF_DATA[15:6] XCLK:CIF_CLKOUT PCLK:CIF_CLKIN HSYNC:CIF_HSYNC VSYNC:CIF_VSYNC
8bit CIF camera	CameraCIF[7:0]:CIF_DATA[15:8] XCLK:CIF_CLKOUT PCLK:CIF_CLKIN HSYNC:CIF_HSYNC VSYNC:CIF_VSYNC

MIPI-CSI Interface

MIPI_CSI_RX0 and MIPI_CSI_RX1 power pins are adjacent, so they share a decoupling capacitor. All the power filter capacitors should be placed close to the power pins of SOC.





I2C/SPI/MIPI-CLK



U1000E
RV1126/RV1109
BGA409 14R00X14R00X0R90

LCDC/RGMII/PWM

LCDC/RGMII/CIF/UART/JTAG/I2S/SPI/I2C




MIPI-DSI Interface

U1000D
RV1126/RV1109
BGA409 14R00X14R00X0R90

MIPI DSI TX0

MIPI_DSI_TX0_D0P
MIPI_DSI_TX0_D0N
MIPI_DSI_TX0_D1P
MIPI_DSI_TX0_D1N
MIPI_DSI_TX0_D2P
MIPI_DSI_TX0_D2N
MIPI_DSI_TX0_D3P
MIPI_DSI_TX0_D3N
MIPI_DSI_TX0_CLKP
MIPI_DSI_TX0_CLKN

MIPI_DSI_TX0_AVDD_OV8
MIPI_DSI_TX0_AVDD_IV8





If use MIPI DSI ,E18 connect to VCC_OV8, G15 connect to VCC_IV8.
Otherwise, E18 and G15 don't need to supply power.

BT1120 TX	DATA:LCDC_DATA[15:0] Y[0:7]:LCDC_DATA[8:15] Cb[0:7]:LCDC_DATA[0:7] CLOCK:LCDC_CLK
6bit Serial RGB	DATA:LCDC_DATA[5:0] CLOCK:LCDC_CLK HSYNC:LCDC_HSYNC VSYNC:LCDC_VSYNC DE:LCDC_DEN
8bit Serial RGB	DATA:LCDC_DATA[7:0] CLOCK:LCDC_CLK HSYNC:LCDC_HSYNC VSYNC:LCDC_VSYNC DE:LCDC_DEN
16bit Parallel RGB(RGB565)	R[4:0]:LCDC_DATA[15:11] G[5:0]:LCDC_DATA[10:5] B[4:0]:LCDC_DATA[4:0] CLOCK:LCDC_CLK HSYNC:LCDC_HSYNC VSYNC:LCDC_VSYNC DE:LCDC_DEN
18bit Parallel RGB(RGB666)	R[5:0]:LCDC_DATA[17:12] G[5:0]:LCDC_DATA[11:6] B[5:0]:LCDC_DATA[5:0] CLOCK:LCDC_CLK HSYNC:LCDC_HSYNC VSYNC:LCDC_VSYNC DE:LCDC_DEN
24bit Parallel RGB(RGB888)	R[7:0]:LCDC_DATA[23:16] G[7:0]:LCDC_DATA[15:8] B[7:0]:LCDC_DATA[7:0] CLOCK:LCDC_CLK HSYNC:LCDC_HSYNC VSYNC:LCDC_VSYNC DE:LCDC_DEN


Audio Interface

U1000J
RV1126/RV1109
BGA409 14R00X14R00X0R90




NOTE:
If the audio of RK809-2 is used, then R1800=0R, R1801=DNP
If the audio of ES8311 is used, then R1800=DNP, R1801=0R.

12V/2A DCIN



VCC5V0_SYS



PMIC rk809-2 is recommended for the following solutions:

- 1) Rk1109 / rv1126 needs to be in standby mode;
- 2) There are more peripherals and solutions that need more power, such as those that require sd3.0 and screen functions.

The schematic diagram illustrates the power supply section of the ADAS-100. It shows the internal circuitry for the VCC1, VCC2, VCC3, and VCC4 pins. The diagram includes a table of component values for the power supply section.

DDR Type	VCC DDR	R2102
DDR4	1.21V	R2102
DDR3	1.21V	R2102
DDR3L	1.35V	R2102
DDR3 (default)	1.35V	R2102
LPDDR4	1.1V	R2102

[illegible][illegible]

The schematic diagram illustrates the U2100B power management IC, which is a 28-pin package. The IC is shown with its internal blocks and external components. The internal blocks include LDO1 (400mA), LDO2 (400mA), LDO3 (100mA), LDO4 (400mA), LDO5 (400mA), LDO6 (400mA), LDO7 (400mA), LDO8 (400mA), LDO9 (400mA), CODEC_VIDEO, and a 2.1A SMOGT2. The external components include capacitors (C2101, C2102, C2103, C2104, C2105, C2106, C2107, C2108, C2109, C2110, C2111, C2112, C2113, C2114, C2115, C2116, C2117, C2118, C2119, C2120, C2121, C2122, C2123, C2124, C2125, C2126, C2127, C2128, C2129), resistors (R2101, R2102), and a transformer (T2104). The diagram shows the connection of the IC to various power rails (VCC_0V8, VCC_1V8, VCC_1V0, VCC_0V5, VCC_0V3, VCC_0V2) and ground (GND).

The schematic diagram illustrates the internal components and connections of the Nucleo-64 board. Key components include the STM32F401RCT6 microcontroller, a 3.3V voltage regulator, a USB-to-UART bridge, and a CAN transceiver. The diagram shows the connection of the Nucleo-64 module to the board's pins, including the Nucleo-64's VDD, GND, and various I/O pins. The Nucleo-64 module is shown as a black component with a white label 'Nucleo-64' and a red 'STM32F401RCT6' label. The board is populated with various components including resistors, capacitors, and integrated circuits. The schematic is color-coded: blue for power and ground, green for I/O, red for CAN, and yellow for USB-to-UART bridge.

Power Management:

- VCC5V0: 5V input, connected to a 100nF capacitor (C2140) and a 10V X5R capacitor (C2142).
- VCC_3V3: 3.3V output, connected to a 100nF capacitor (C2141) and a 10V X5R capacitor (C2143).
- VCC_1V8: 1.8V output, connected to a 100nF capacitor (C2144) and a 10V X5R capacitor (C2145).
- VCC_1V2: 1.2V output, connected to a 100nF capacitor (C2146) and a 10V X5R capacitor (C2147).

USB-to-UART Bridge:

- USB_D+ and USB_D-: Connected to the USB-to-UART bridge (U2).
- TX and RX: Connected to the USB-to-UART bridge (U2).

CAN Transceiver:

- CAN_TX and CAN_RX: Connected to the CAN transceiver (U3).
- IOVDD and IOVSS: Connected to the CAN transceiver (U3).

Microcontroller (STM32F401RCT6):


- VDD: Connected to VCC_3V3.
- GND: Connected to GND.
- PA0-PA15: Connected to various pins on the board.
- PC0-PC15: Connected to various pins on the board.
- PD0-PD15: Connected to various pins on the board.
- PE0-PE15: Connected to various pins on the board.
- PF0-PF15: Connected to various pins on the board.
- PG0-PG15: Connected to various pins on the board.
- PH0-PH15: Connected to various pins on the board.
- PI0-PI15: Connected to various pins on the board.
- PL0-PL15: Connected to various pins on the board.
- PM0-PM15: Connected to various pins on the board.
- PN0-PN15: Connected to various pins on the board.
- PO0-PO15: Connected to various pins on the board.


Other Components:

- Resistors: R2117 (10k), R2118 (10k), R2119 (10k), R2120 (10k), R2121 (10k), R2122 (10k), R2123 (10k), R2124 (10k), R2125 (10k), R2126 (10k), R2127 (10k), R2128 (10k), R2129 (10k), R2130 (10k), R2131 (10k), R2132 (10k), R2133 (10k), R2134 (10k), R2135 (10k), R2136 (10k), R2137 (10k), R2138 (10k), R2139 (10k), R2140 (10k), R2141 (10k), R2142 (10k), R2143 (10k), R2144 (10k), R2145 (10k), R2146 (10k), R2147 (10k), R2148 (10k), R2149 (10k), R2150 (10k), R2151 (10k), R2152 (10k), R2153 (10k), R2154 (10k), R2155 (10k), R2156 (10k), R2157 (10k), R2158 (10k), R2159 (10k), R2160 (10k), R2161 (10k), R2162 (10k), R2163 (10k), R2164 (10k), R2165 (10k), R2166 (10k), R2167 (10k), R2168 (10k), R2169 (10k), R2170 (10k), R2171 (10k), R2172 (10k), R2173 (10k), R2174 (10k), R2175 (10k), R2176 (10k), R2177 (10k), R2178 (10k), R2179 (10k), R2180 (10k), R2181 (10k), R2182 (10k), R2183 (10k), R2184 (10k), R2185 (10k), R2186 (10k), R2187 (10k), R2188 (10k), R2189 (10k), R2190 (10k), R2191 (10k), R2192 (10k), R2193 (10k), R2194 (10k), R2195 (10k), R2196 (10k), R2197 (10k), R2198 (10k), R2199 (10k), R2200 (10k), R2201 (10k), R2202 (10k), R2203 (10k), R2204 (10k), R2205 (10k), R2206 (10k), R2207 (10k), R2208 (10k), R2209 (10k), R2210 (10k), R2211 (10k), R2212 (10k), R2213 (10k), R2214 (10k), R2215 (10k), R2216 (10k), R2217 (10k), R2218 (10k), R2219 (10k), R2220 (10k), R2221 (10k), R2222 (10k), R2223 (10k), R2224 (10k), R2225 (10k), R2226 (10k), R2227 (10k), R2228 (10k), R2229 (10k), R2230 (10k), R2231 (10k), R2232 (10k), R2233 (10k), R2234 (10k), R2235 (10k), R2236 (10k), R2237 (10k), R2238 (10k), R2239 (10k), R2240 (10k), R2241 (10k), R2242 (10k), R2243 (10k), R2244 (10k), R2245 (10k), R2246 (10k), R2247 (10k), R2248 (10k), R2249 (10k), R2250 (10k), R2251 (10k), R2252 (10k), R2253 (10k), R2254 (10k), R2255 (10k), R2256 (10k), R2257 (10k), R2258 (10k), R2259 (10k), R2260 (10k), R2261 (10k), R2262 (10k), R2263 (10k), R2264 (10k), R2265 (10k), R2266 (10k), R2267 (10k), R2268 (10k), R2269 (10k), R2270 (10k), R2271 (10k), R2272 (10k), R2273 (10k), R2274 (10k), R2275 (10k), R2276 (10k), R2277 (10k), R2278 (10k), R2279 (10k), R2280 (10k), R2281 (10k), R2282 (10k), R2283 (10k), R2284 (10k), R2285 (10k), R2286 (10k), R2287 (10k), R2288 (10k), R2289 (10k), R2290 (10k), R2291 (10k), R2292 (10k), R2293 (10k), R2294 (10k), R2295 (10k), R2296 (10k), R2297 (10k), R2298 (10k), R2299 (10k), R2300 (10k), R2301 (10k), R2302 (10k), R2303 (10k), R2304 (10k), R2305 (10k), R2306 (10k), R2307 (10k), R2308 (10k), R2309 (10k), R2310 (10k), R2311 (10k), R2312 (10k), R2313 (10k), R2314 (10k), R2315 (10k), R2316 (10k), R2317 (10k), R2318 (10k), R2319 (10k), R2320 (10k), R2321 (10k), R2322 (10k), R2323 (10k), R2324 (10k), R2325 (10k), R2326 (10k), R2327 (10k), R2328 (10k), R2329 (10k), R2330 (10k), R2331 (10k), R2332 (10k), R2333 (10k), R2334 (10k), R2335 (10k), R2336 (10k), R2337 (10k), R2338 (10k), R2339 (10k), R2340 (10k), R2341 (10k), R2342 (10k), R2343 (10k), R2344 (10k), R2345 (10k), R2346 (10k), R2347 (10k), R2348 (10k), R2349 (10k), R2350 (10k), R2351 (10k), R2352 (10k), R2353 (10k), R2354 (10k), R2355 (10k), R2356 (10k), R2357 (10k), R2358 (10k), R2359 (10k), R2360 (10k), R2361 (10k), R2362 (10k), R2363 (10k), R2364 (10k), R2365 (10k), R2366 (10k), R2367 (10k), R2368 (10k), R2369 (10k), R2370 (10k), R2371 (10k), R2372 (10k), R2373 (10k), R2374 (10k), R2375 (10k), R2376 (10k), R2377 (10k), R2378 (10k), R2379 (10k), R2380 (10k), R2381 (10k), R2382 (10k), R2383 (10k), R2384 (10k), R2385 (10k), R2386 (10k), R2387 (10k), R2388 (10k), R2389 (10k), R2390 (10k), R2391 (10k), R2392 (10k), R2393 (10k), R2394 (10k), R2395 (10k), R2396 (10k), R2397 (10k), R2398 (10k), R2399 (10k), R2400 (10k), R2401 (10k), R2402 (10k), R2403 (10k), R2404 (10k), R2405 (10k), R2406 (10k), R2407 (10k), R2408 (10k), R2409 (10k), R2410 (10k), R2411 (10k), R2412 (10k), R2413 (10k), R2414 (10k), R2415 (10k), R2416 (10k), R2417 (10k), R2418 (

NOTE:

1. IPC: after the system is powered off, RTC still need to work, then it is necessary to add an RTC IC ,and use battery to power the RTC.
2. 32K crystal is connected to RTC, and the 32K crystal of rk809-2 can be DNP.
3. 32kclk signal can only be output from RTC.







Discrete Power

Discrete power supply is recommended for the following solutions:
1) Less peripheral equipment and less power supply
2) Small PCB space
3) The following discrete power supply solutions can reduce some devices according to the actual products,
Please read the notes on the power supply below.


Power Sequence: 1 VCC_OV8




Power Sequence: 2 VDD_LOGIC




Power Sequence: 2 VDD_ARM




Power Sequence: 2 VDD_NPU_VEPU







Power Sequence: 3 VCC_1V8



Power Sequence: 4 VCC_DDR




Power Sequence: 5 VCC_3V3



If you use a discrete solution, the power supply can be connected directly and the resistance can be removed.

NOTE:
Only when VCC_OV8 is 3.3V, the tcs9163 switch can be used.
then U2304 can be deleted.




VDD_LOG/NPU/VEPU power supply selection	R2314	R2316	R2317	R2360	Voltage range	NOTE
VDD_LOG/NPU/VEPU three-way merge	24K	12K	330K	OR	0.72V~0.88V	(1)
only VDD_NPU_VEPU is powered together	11K	24K	130K	NC	0.715V~0.975V	(2)

NOTE:
(1) Logic is combined with NPU and vepu:
the maximum voltage is only 0.88V, which makes the frequency of NPU not run very high.
It is only suitable for rv1109 and rv1126 without NPU high performance.
(2) Only NPU is combined with vepu:
It is only suitable for rv1109 and rv1126 .

Discrete Power for Camera


CAM_EN >>

VCC1V2_DVDD




Total delay time=1ms
SY8088AAC Soft start time is 1ms
About camra DVDD , if use BUCK supply for DVDD , it will cost less power consumption

Option: VCC1V2_DVDD



RC delay time=1.02ms


VCC2V8_AVDD




RC delay time=1.02ms
Total delay time=1ms

NOTE:
It's recommended to use DCDC for the DVDD and AVDD of camera for saving power consumption of battery solution.


VCC1V8_DOVDD





RC delay time=1.02ms

<div><div>Rockchip Electronics Co., Ltd</div></div>			
Project:	RV1126_RV1109 IPC REF		
File:	24.Discrete Power for Camera		
Date:	Friday, December 04, 2020	Rev:	V1.2
Designed by:	Yanhong.Li	Reviewed by:	<Checker>
Sheet:	22 of 44		

USB2.0 OTG






The diagram shows three digital signals over time. The top signal, USB_HOST_DP, is a square wave that transitions from low to high at approximately 100 ns and back to low at approximately 200 ns. The middle signal, USB_HOST_DM, is a square wave that transitions from low to high at approximately 100 ns and back to low at approximately 200 ns. The bottom signal, HOST_DRV_H, is a square wave that transitions from low to high at approximately 100 ns and back to low at approximately 200 ns. The signals are labeled on the left: USB_HOST_DP, USB_HOST_DM, and HOST_DRV_H. The time axis is marked with 0 ns, 100 ns, and 200 ns.





DDR3/DDR3L 2x16bit

Note:
This is DDR template<RV1126 RV1109_Template_DDR3P216SD4 V10 20200619>. 4 layers PCB.
If only need one pcs DDR, please must use U3000(lane0, lane2).
If need other template, please apply to RK.






Note: All the Power filter capacitors should be placed close to the power pins of DDR3






LPDDR3 1x32bit

NOTE:
The sequence of DQ shall be done according to the template and shall not be adjusted or changed
Refer to the latest AVL for parts selection.

Note:
This is DDR template<RV1126_RV1109_Template_LP3S178P132SD6_V10_20200325>. Six layers PCB.




Note:
 $V_{ih}=VCC$
 $V_{il}=VCC \cdot Ron / (Ron + Rodt)$
 $VREFDQ_DDR = (V_{ih} + V_{il}) / 2$
eg: $VCC=1.2V$, $Ron=34ohm$, $Rodt=240ohm$
so, $V_{ih}=1.2V$, $V_{il}=0.149V$, $VREFDQ_DDR=0.674V$



DDR4 2x16bit

NOTE:
This is DDR template<RV1126_RV1109_Template_DDR4P216DD6_V10_20200325>.Six layers PCB.
and shall not be adjusted or changed
Refer to the latest AVL for parts selection.


Note:
This is DDR template<RV1126_RV1109_Template_DDR4P216DD6_V10_20200325>.Six layers PCB.
If only need one pcs DDR, please must use U3200(lane0,1lane2).



LPDDR4 1x32bit

NOTE:
The sequence of DQ shall be done according to the template
and shall not be adjusted or changed
Refer to the latest AVL for parts selection.

Note:
This is DDR template<RV1126_RV1109_Template LP4S200P132SD6>. Six layers PCB.
If only need one pcs DDR, please must use U3200(lane0, lane2).






eMMC

NOTE:
Refer to the latest AVL for parts selection.


NOTE:
All the power filter capacitors should be placed close to the power pins of SOC.

U4000A
KLMAG2GEAC
BGA153 13R10X11R60X1R00_2L



NOTE:
Reserve testpoint for firmware update,
In the power on phase, if FLASH_D0= 0V,
the system will enter the maskROM mode

U4000B
KLMAG2GEAC
BGA153_13R10X11R60X1R00_2L





Rockchip
瑞芯微电子

Rockchip Electronics Co., Ltd


Project:	RV1126_RV1109 IPC REF		
File:	40.Flash-eMMC Flash		
Date:	Friday, December 04, 2020	Rev:	V1.2
Designed by:	Yanhong.Li	Reviewed by:	<Checker>
Sheet:	29 of 44		

NAND FLASH

NOTE:
Refer to the latest AVL for parts selection.
Only support SLC NAND



NOTE:
All the power filter capacitors should be placed close to the power pins of SOC.




NOTE:
Reserve testpoint for firmware update,
In the power on phase, if FLASH_D0= 0V,
the system will enter the maskROM mode

<div><div>Rockchip</div><div>瑞芯微电子</div></div> <div>Rockchip Electronics Co., Ltd</div>			
Project:	RV1126_RV1109 IPC REF		
File:	41.Flash-Nand Flash		
Date:	Friday, December 04, 2020	Rev:	V1.2
Designed by:	Yanhong.Li	Reviewed by:	<Checker>
Sheet:	30 of 44		


TF CARD

NOTE:
Place the SDMMC0_CLK resistor closed to SOC for better signal quality if long trace.
The resistor can be deleted if trace is short.

SDMMC0_D0
SDMMC0_D1
SDMMC0_D2
SDMMC0_D3
SDMMC0_DET
SDMMC0_CMD
SDMMC0_CLK
SDMMC0_PWR



Reserved for Discrete power solution





Rockchip Electronics Co., Ltd


Project:	RV1126_RV1109 IPC REF		
File:	42.Flash-Micro-SD Card		
Date:	Friday, December 04, 2020	Rev:	V1.2
Designed by:	Yanhong.Li	Reviewed by:	<Checker>
Sheet:	31 of 44		

SPI Flash

NOTE:
Refer to the latest AVL for parts selection.



NOTE:
Reserve testpoint for firmware update,
In the power on phase, if FSPI_D0= 0V,
the system will enter the maskROM mode




瑞芯微电子

Rockchip Electronics Co., Ltd

Project:	RV1126_RV1109 IPC REF		
File:	43.Flash-SPI Flash		
Date:	Friday, December 04, 2020	Rev:	V1.2
Designed by:	Yanhong.Li	Reviewed by:	<Checker>
Sheet:		32 of 44	

CIF Camera Interface




Correspondence CIF data and BT1120/12bit/10bit/8bit CIF				
16bit CIF data	BT1120	12bit CIF camera	10bit CIF camera	8bit CIF camera
CIF_D0	BT1120_D0			
CIF_D1	BT1120_D1			
CIF_D2	BT1120_D2			
CIF_D3	BT1120_D3			
CIF_D4	BT1120_D4	D0		
CIF_D5	BT1120_D5	D1		
CIF_D6	BT1120_D6	D2	D0	
CIF_D7	BT1120_D7	D3	D1	
CIF_D8	BT1120_D8	D4	D2	D0
CIF_D9	BT1120_D9	D5	D3	D1
CIF_D10	BT1120_D10	D6	D4	D2
CIF_D11	BT1120_D11	D7	D5	D3
CIF_D12	BT1120_D12	D8	D6	D4
CIF_D13	BT1120_D13	D9	D7	D5
CIF_D14	BT1120_D14	D10	D8	D6
CIF_D15	BT1120_D15	D11	D9	D7

NOTE:
According to the current of the actual camera module, evaluate whether the current output by LDO can meet the requirement of two cameras using at the same time. If not, please add LDO to supply power



OPTION: LVDS Interface
LVDS interface and mipicsi interface share pins,
only one of them can be selected at a time

- NOTE:
- 1) According to the current of the actual camera module, evaluate whether the current output by LDO can meet the requirement of two cameras using at the same time. If not, please add LDO to supply power.
 - 2) Imx307, imx327 sensors must use LVDS interface, and use 4 lanes, HDR frame rate can meet the requirements

LVDS1 Interface



LVDS0 Interface




<div><div>Rockchip</div><div>瑞芯微电子</div></div> <div>Rockchip Electronics Co., Ltd</div>			
Project:	RV1126_RV1109 IPC REF		
File:	46.LVDS/Sub-LVDS Camera(option)		
Date:	Friday, December 04, 2020	Rev:	V1.2
Designed by:	Yanhong.Li	Reviewed by:	<Checker>
Sheet:	34 of 44		

DEFAULT: MIPI_CSI Interface
LVDS interface and mipicsi interface share pins,
only one of them can be selected at a time.


NOTE:


- 1) According to the current of the actual camera module, evaluate whether the current output by LDO can meet the requirement of two cameras using at the same time.
- 2) If not, please add LDO to supply power.
- 3) If the I2C addresses of the two cameras are the same, use another set of I2C.
- 4) Imx307, imx327 sensors must use LVDS interface, and use 4 lanes, HDR frame rate can meet the requirements

MIPI-CSI_RX1 Interface




MIPI-CSI_RX0 Interface




 Rockchip Electronics Co., Ltd			
Project:	RV1126_RV1109 IPC REF		
File:	47.VI-Camera_MIPI-CSI		
Date:	Friday, December 04, 2020	Rev:	V1.2
Designed by:	Yanhong.Li	Reviewed by:	<Checker>
Sheet:	35 of 44		

IR Cut Driver PAN/TILT Driver




Light Sensor



LED Driver

850nm Vrf=1.3V




```

WIFI_WAKE_HOST  (=====)
BT_RST          (=====)
BT_WAKE         (=====)
BT_WAKE_HOST    (=====)
WIFI_REG_ON     (=====)
SDIO_D0         (=====)
SDIO_D1         (=====)
SDIO_D2         (=====)
SDIO_D3         (=====)
SDIO_CMD        (=====)
UART0_RTSN     (=====)
UART0_TX        (=====)
UART0_RX        (=====)
UART0_CTSN     (=====)
PCM_SYNC        (=====)
PCM_TX          (=====)
PCM_CLK         (=====)
PCM_RX          (=====)
CLK_32K         (=====)
SDIO_CLK        (=====)


```

WIFI module		
Pin	AP6255	UWE5622
6	BT_WAKE	CHIP_EN
7	BT_HOST_WAKE	AP_INT
12	WL_REG_ON	RST_N
13	WL_HOST_WAKE	SD_INT


OPTION	WIFI				BT	Crystals	VCCIO_SDIO	OPTION1	OPTION2	OPTION3
	a	b/g/n	ac	5GHz						
AW-CM256SM	Yes	Yes	Yes	Yes	4.2	37.4MHz	1.71-3.63V	Yes	Yes	Yes@SDIO2.0 No@SDIO3.0
AP6236/AP6212	No	Yes	No	No	4.2/4.0	26MHz	1.71-3.63V	Yes	Yes	No
AP6256/AP6255	Yes	Yes	Yes	Yes	5.0/4.2	37.4MHz	1.62-3.63V	Yes	Yes	Yes@SDIO2.0 No@SDIO3.0
RTL8189FTV Module F89FTSM12-W3	No	Yes	No	No	No	Module Integrated	1.8-3.3V	No	No	No
RTL8723DS Module 6223A-SRD	No	Yes	No	No	4.2	Module Integrated	1.62-3.63V	No	No	No
QCA9377 Module 8223A-SR	Yes	Yes	Yes	Yes	4.2	Module Integrated	1.7-3.45V	No	No	No
RTL8821CS Module 6221A-SRC	Yes	Yes	Yes	Yes	4.2	Module Integrated	1.7-3.45V	No	No	No
UWE5622	Yes	Yes	Yes	Yes	5.0	Module Integrated	1.62-1.98V	No	No	No



WIFI RK912



Power Sequence



Power Consumption

State	VCCIO	VCC_33	VCC_11
Sleep	0.1mA	0.1mA	0.1mA
PowerSave(DTIM=1)	0.1mA	2.6mA	1.3mA
TX(11b 11M)	0.8mA	192mA	15.6mA
TX(11g 54M)	0.8mA	169.5mA	16.3mA
TX(11n 65M)	0.8mA	168.6mA	16.4mA
RX(11n 65M)	0.8mA	42.9mA	21.3mA

Note: All data test under continue mode
VCCIO test under 3.3V

RF Routing


Short and smooth routing with 50 ohm

No layer change, top layer best

Place GND via along RF trace

Integral reference GND for RF trace


Excavate L2 on RFIO pin and antenna pad



Other Routing Requirement

SDIO CLK trace must be surrounded by GND
Do not split L2 GND layer
Epad connet to GND by via alone, minimum 16 via
Pin 4/7/14/18 connet GND by separete via best

Optional



Note: Reserve pull-high resistors for SDIO data pins base on platform

Crystal Requirement


参数	规格		单位	描述
	最小	最大		
频率	40.000000		MHz	
频率偏差	+/-10		ppm	Frequency tolerance
工作温度	-20	80	°C	根据实际产品温度需求选择晶体型号
BSR	/	60	Ohm	

Crystal Routing


Close to RK912
Trace surround by GND
Other signal trace prohibited under crystal

Power Routing

Power trace follow star routing
Samll value capacitor closer to pin
10pF closest to pin, then 100nF, then 1uF





C6100 must be mounted



```

RMII_TXD0/GMAC_TXD0
RMII_TXD1/GMAC_TXD1
RMII_TXEN/GMAC_TXEN
RMII_RXDV/GMAC_RXDV
RMII_RXER
RMII_RXD0/GMAC_RXD0
RMII_RXD1/GMAC_RXD1
RMII_MDIO/GMAC_MDIO
RMII_MDC/GMAC_MDC
RMII_CLK/GMAC_CLK
EPHY_RSTn
_POE12
_POE36
_POE45
_POE78

```





The schematic shows two LEDs connected to address signals:


- Top LED:** Labeled "address/LED". It has three pins: R6701 (pin 1), 510R58 (pin 2), and R0402 (pin 3). The cathode (marked with a triangle) is connected to pin 1. The anode is connected to pin 3. A red wire connects the anode to the signal trace labeled "LED1/PHYAD0".
- Bottom LED:** Labeled "LED6700", "LED_GREEN", and "LED603". It also has three pins: R6704 (pin 1), 47K58 (pin 2), and R0402 (pin 3). The cathode is connected to pin 1. The anode is connected to pin 3. A red wire connects the anode to the signal trace labeled "LED0/PHYAD0".


Power and ground connections are shown on the right side of each LED circuit:

- A 5V supply is connected to the top LED's cathode through a 100pF capacitor (C6700).
- A GND connection is shown below the 5V supply.
- A 5V supply is connected to the bottom LED's cathode through a 100pF capacitor (C6701).
- A GND connection is shown below the 5V supply.


[illegible]

Pull Low for UTP Mode(default)
Pull High for Fiber Mode























		Rockchip Electronics Co., Ltd	
瑞芯微电子			
Project:	RV1126_RV1109 IPC REF		
File:	67.Ethernet-EPHY_RMMI		
Date:	Fridy, December 04, 2020	Rev:	V1.2
Designed by:	Yanhong.Li	Reviewed by:	<Checker>
		Sheet:	39 of 44




























OPTION:GPHY



Close to CPU




10/100/1000M RMII ETHERNET




CFG_EXT=1:Use the external power source for the IO pad.
CFG_LD01=1, CFG_LD00=0: IO pad 1.8V
CFG_LD01=0, CFG_LD00=0: IO pad 3.3V

RGMI Power Source	CFG_EXT	CFG_LD01[1:0]
External 3.3V	1'b1	2'b00
External 1.8V (default)	1'b1	2'b10
Internal 1.8V	1'b0	2'b10

VCCIO_PHY Voltage Config



PHY Address Config







Pull-up for additional 2ns delay to RXC for data latching



Pull-up for additional 2ns delay to TXC for data latching



Pull-up to disable PLL @ ALDPS mode




Audio1(PMIC RK809-2)


MIC1_INP
MIC1_INN
SPKN_OUT
SPKP_OUT

OPTION1: single end MIC, single loopback

MIC




LOOP BACK




DEFAULT: no loopback, use differential MIC

differential MIC




SPK






<div><div>Rockchip</div><div>瑞芯微电子</div></div> <div>Rockchip Electronics Co., Ltd</div>			
Project:	RV1126_RV1109 IPC REF		
File:	70.Audio Port1		
Date:	Friday, December 04, 2020	Rev:	V1.2
Designed by:	Yanhong.Li	Reviewed by:	<Checker>
Sheet:	41 of 44		

Audio2(PMIC RK809-2+PDM MIC) (option)



PDM MIC


2 Digital MEMS MIC or 1




NOTE:

The SDI line should have a 100kohm PD resistor to discharge the line during the time that all microphones on the bus have tristated their outputs.


SPK OUT



OPTION LINE OUT




Differential LOOP BACK



Rockchip Electronics Co., Ltd


Project:	RV1126_RV1109 IPC REF		
File:	71.Audio Port2(option)		
Date:	Friday, December 04, 2020	Rev:	V1.2
Designed by:	Yanhong.Li	Reviewed by:	<Checker>
Sheet:	42	of	44


Audio3(Discrete solution)




NOTE:

1. The MIC IN of ES8311 is recommended to use differential MIC.
2. There is a loopback function inside ES8311, so the hardware loopback circuit can be deleted outside.
3. If the audio solution is changed, the loopback circuit will need to use. Here is the differential LOOP BACK circuit for reference.






瑞芯微电子

Rockchip Electronics Co., Ltd

Project:	RV1126_RV1109 IPC REF				
File:	99.MARK				
Date:	Friday, December 04, 2020			Rev:	V1.2
Designed by:	Yanhong.Li	Reviewed by:	<Checker>	Sheet:	44 of 44