RV1126_RV1109 Reference Design

RV1126_RV1109 Main difference						
	RV1126	RV1109				
CPU	Quad A7	Dual A7				
NPU	2.0Tops	1.2Tops				
ISP	14M Pixel	5M Pixel				

Refer	ence Design Main Functions Introduction
Power	RK809-2 + 1DCDC
RAM	EMMC/SLC NAND FLASH/SPI FLASH
ROM	DDR3L/DDR3/LPDDR4
Interface	SDMMC/SDIO/MAC/LCD/CIF/MIPI_DSI/MIPI_CSI0/ MIPI_CSI1/LVDS0/LVDS1/I2S/PDM/USB/ADC

Rockchip 瑞芯微电子			Rockchip Electronics Co., L				
Project:	RV1126_	RV1126_RV1109 GATE REF					
File:	00.Cover Page						
Date:	Thursday, A	ugust 20, 2020	Rev:	V1.3			
Designed by:	Yanhong.Li	Reviewed by:	<checker></checker>	Sheet:	1 of 37		

Table of Content

Page01	00.Cover Page
Page02	01.Index and Notes
Page03	02.Revision History
Page04	03.Block Diagram
Page05	04.Power Sequence
Page06	05.I2C MAP
Page07	06.IO Power Domain Map
Page08	10.RV1126/1109 Power/GND
Page09	11.RV1126/1109 OSC/PLL/PMUIO
Page10	12.RV1126/1109_DRAM Controller
Page11	13.RV1126/1109_Flash/SD
Page12	14.RV1126/1109_USB Controller
Page13	15.RV1126/1109_SARADC
Page14	16.RV1126/1109_VideoInput
Page15	17.RV1126/1109_VideoOutput
Page16	18.RV1126/1109_Audio
Page17	20.Power_DC IN
Page18	21.Power_PMIC
Page19	25.USB OTG
Page20	30.RAM_DDR3_96P_2X16bit
Page21	40.Flash_eMMC Flash
Page22	41.Flash_Nand Flash(option)
Page23	42.Flash-Micro-SD Card
Page24	43.Flash_SPI Flash(option)
Page25	47.VI-Camera_MIPI-CSI
Page26	48.VI-Camera_LVDS
Page27	49.LED Driver
Page28	55.LCD
Page29	60.WIFI/BT-SDIO_1T1R+UART
Page30	67.Ethernet-EPHY_RMII
Page31	70.Audio Port1
Page32	71.Audio Port2(MIC option)
Page33	74.P-sensor CON
Page34	75.Wiegand/12V-Input
Page35	97.RS485/Debug
Page36	99.MARK

Index and Notes

Note

NOTE 1:

Component parameter description

1. DNP stands for component not mounted temporarily

2. If Value or option is DNP, which means the area is reserved without being mounted

NOTE 2:

Please use our recommended components to avoid too many changes. For more informations about the second source, please refer to our AVL.

Generate Bill of Materials

Header:

Item\tPart\tDescription\tPCB Footprint\tReference\tQuantity\tOption

Combined property string:

{Item}\t{Value}\t{Description}\t{PCB Footprint}\t{Reference}\t{Quantity}\t{Option}

Graphic Description

L	Note
	Option
	Description

Rockchip Electronics Co., Ltd 端芯微电子

Project: RV1126_RV1109 GATE REF

File: 01.Index and Notes

Date: Thursday, August 20, 2020 Rev: V1.3

Designed by: Yanhong.Ll Reviewed by: <Checker> Sheet: 2 of 37


Rockchip Confidential

Revision History

Version	Date	Author	Change Note	Approved
V1.0	2020.06.08	Liyh	Entrancegate REF Design V1.0 for RV1126_RV1109	
V1.1	2020.07.02	Liyh	Entrancegate REF Design V1.1 for RV1126_RV1109 Update: 1.P25 Add usb circuit for improving compability 2.P49 IR_LED Driver current is changed. 3.DDR3 template is changed.	
V1.2	2020.07.21	Liyh	Entrancegate REF Design V1.2 for RV1126_RV1109 Update: 1.Add 4ch dual LVDS camera module interface.	
V1.3	2020.08.20	Liyh	Entrancegate REF Design V1.3 for RV1126_RV1109 Update: 1.It's added a 2R resistor for VCCIO_VDD_1V8 Pin. 2.It's added TF card function. 3.It's added RTC IC funtion. 4.The LDO5,LDO6,LDO7 are used to supply for RGB caemra module. 5.It's added discrete power for IR camera module. 6. It's added the description for dual MIPI/LVDS camera module. It's very important. 7.It's added the description for the IR LED. It's very important. 8.It's added the GPIO control for the VCC3V3-LCDandVCC1V8_LCD. 9.It's added Wiegand OUT function. 10. It's delected dectector funtion.	•

Ro	ckchi 瑞芯微电		ckchip Ele	ectroni	cs Co., Lt
Project:	RV1126_	RV1109 G	ATE REF		
File:	02.Revis	ion Histor	у		
Date:	Thursday, A	ugust 20, 2020		Rev:	V1.3
Designed by:	Yanhong.Li	Reviewed by:	<checker></checker>	Sheet:	3 of 37

Rockchi	p C	onfid	lential



Rockchip _{瑞芯微电子}			ckchip Ele	ectroni	cs Co., Ltd		
Project:	RV1126_	RV1126_RV1109 GATE REF					
File:	03.Block	Diagram					
Date:	Thursday, A	ugust 20, 2020		Rev:	V1.3		
Designed by:	Yanhong.Li	Reviewed by:	<checker></checker>	Sheet:	4 of 37		

RV1126_RV1109 Power-on Sequence

Power Name	PMIC Channel	Time (step=2ms)	Default voltage	Supply Limit	Default ON/OFF	Sleep ON/OFF	Peak Current
VCC_BUCK5	RK809-2 BUCK5	Slot: 1	2.2V	2.5A	ON	ON	
VCCOV8_PMU	RK809-2 LD03	Slot: 2	0.8V	0.1A	ON	ON	
VCC_0V8	RK809-2 LD01	Slot: 2	0.8V	0.4A	ON	OFF	
VDD_ARM	RK809-2 BUCK2	Slot: 2	0.8V	2.5A	ON	OFF	0.73A@1.8GHz
VDD_NPU	RK809-2 BUCK1	Slot: 2	0.8V	2.0A	ON	OFF	1.34A@934MHz
VDD_VEPU	RK809-2 BUCK1	Slot: 2	0.8V	2.0A	ON	OFF	0.77A@700MHz
VDD_LOGIC	Ext(SY8089AAC)	Slot 1+3ms	0.8V	2.5A	ON	ON	1.75A
VCC_DDR	RK809-2 BUCK3	Slot: 3	1.5V	1.5A	ON	ON	
VCC1V8_PMU	RK809-2 LD02	Slot: 3	1.8V	0.4A	ON	ON	
VCC_1V8	RK809-2 LD04	Slot: 3	1.8V	0.4A	ON	OFF	
VCC3V3_SYS	RK809-2 BUCK4	Slot: 4	3.3V	1.5A	ON	ON	
VCC_3V3	RK809-2 SWOUT2	Slot: 4	3.3V	1.5A	ON	OFF	
VCCIO_SD	RK809-2 LD08	Slot: 4	3.3V	0.4A	ON	OFF	
VCC3V3_SD	RK809-2 LD09	Slot: 4	3.3V	0.4A	ON	OFF	
VCC1V8_DOVDD	RK809-2 LD05		1.8V	0.4A	OFF	OFF	
VCC_DVDD	RK809-2 LD06		1.2V	0.4A	OFF	OFF	
VCC_AVDD	RK809-2 LD07		2.8V	0.4A	OFF	OFF	
VCC5V0_HOST	RK809-2 SWOUT1		5V	2.1A	ON	OFF	
RESET	RK809-2 sent out F	eset signal fo	r soc(SLOT	:5(10ms))			

NOTE:VCC_DVDD and VCC_AVDD according to camera sensor voltage

Rockchip Electronics Co., Ltd Froject: RV1126_RV1109 GATE REF

File: 04.Power Sequence

Date: Thursday, August 20, 2020 Rev: V1.3

Designed by: Yanhong,Li Reviewed by: <Checker> Sheet: 5 of 37

4

I2C MAP

Port	Pin Name	Domain	Bus Name	Pull-up voltage	Slave Device	Slave Addr (MS 7Bits)	Slave Bus Capability	Note
I2C0	I2C0_SCL/GPI00_B4_u I2C0_SDA/GPI00_B5_u	PMUIO1	I2C0_SCL_PMIC I2C0_SDA_PMIC	VCC3V3_SYS	RK809-2	0x20		PMIC
I2C1	I2C1_SCL/UART4_CTSN_M2/GPI01_D3_u I2C1_SDA/UART4_RTSN_M2/GPI01_D2_u		I2C1_SCL I2C1_SDA		GC2053			MIPI camera
1201	I2C1_SDA/UART4_RTSN_M2/GPI01_D2_u		I2C1_SDA	VCC1V8_DOVDD	IMX307			MIPI camera
I2C2	I2C2_SCL/PWM4_M0/GPI00_C2_d I2C2_SDA/PWM5_M0/GPI00_C3_d	PMUIO1	I2C2_SCL I2C2_SDA	VCC3V3_SYS				RTC IC
I2C5	LCDC_D1/RGMII_CRS_M1/CIF_D1_M1/UART4_CTSN_M1/I2C5_SCL_M0/GPIO2_A5_d LCDC_D7/I2S2_MCLK_M1/CIF_D3_M1/UART5_CTSN_M1/SPI0_CS1n_M2/PWM0_M17I2C5_SDA_M0/GPIO2_B3_d	VCCIO5	12C5_SCL_M0 12C5_SDA_M0	vcc_3v3				P-Sensor TP

Rockchip Electronics Co., Ltd 端芯微电子

Rockchip Electronics Co., Ltd

Broject: RV1126_RV1109 GATE REF

File: 05.12C MAP

Date: Thursday, August 20, 2020 Rev: V1.3

Designed by: Yanhong Li Reviewed by: <Checker> Sheet: 6 of 37


Rockchip Confidential


IO Power Domain Map


10		Support of IO Voltage		Defa IO D	ult Actual assigned omain Voltage	Notes	
Domain	IO Group	1.8V	3.3V	Net Name of Power Supply	Power Source	Voltage	Notes
PMUIO0	GPIO0A	~	~	VCC1V8_PMU	RK809-2_LDO2	1.8V	
PMUIO1	GPIO0BC	~	~	VCC3V3_SYS	RK809-2_BUCK4	3.3V	
VCCIO1	GPIO0CD/GPIO1A	~	~	VCCIO_FLASH	RK809-2_LDO4	1.8V	GPIOO_B3/FLASH_VOL_SEL pin defined as a set pin for VCCIO1 voltage domain after power-on reset.It is pull-up for 1.8V
VCCIO2	GPIO1AB	~	~	VCCIO_SD	RK809-2_LDO8	3.3V	
VCCIO3	GPIO1BCD	~	✓	VCCIO3_VDD	RK809-2_LDO4	1.8V	
VCCIO4	GPIO1D/GPIO2A	>	✓	VCCIO4_VDD	RK809-2_LDO4	1.8V	
VCCIO5	GPIO2ABCD/GPIO3A	<	~	VCCIO5_VDD	RK809-2_SWOUT2	3.3V	
VCCIO6	GPIO3ABC	~	✓	VCCIO6_VDD	RK809-2_LDO4	1.8V	
VCCIO7	GPIO3D/GPIO4A	<	✓	VCCIO7_VDD	RK809-2_LDO4	1.8V	

Rockchip _{瑞芯微电子}			ckchip Ele	ectroni	cs Co., Ltd
Project:	RV1126_	RV1109 G			
File:	06.IO Power Domain Map				
Date:	Thursday, A	ugust 20, 2020		Rev:	V1.3
Designed by:	Yanhong.Li	Reviewed by:	<checker></checker>	Sheet:	7 of 37

Rockchip Confidential









	Rockchip ^{瑞芯微电子}			ckchip Ele	ectroni	cs Co., Ltd
Proje	ect:	RV1126_I	RV1109 GA	TE REF		
File:	: 12.RV1126/110			RAM Contro	ller	
Date:		Thursday, A	ıgust 20, 2020		Rev:	V1.3
Design	ed by:	Yanhong.Li	Reviewed by:	<checker></checker>	Sheet:	10 of 37

EMMC/FLASH



All the power filter capacitors should be placed close to the power pins of SOC.







FLASH(VCCIO1) power	domain 10	supply	confi	guratio
Condition	VCCTO1			

Condition	VCCIO1 (VCCIO_FLASH)
FLASH_VOL_SEL=0	3.3V
FLASH_VOL_SEL=1	1.8V Default

SDMMC0/JTAG




SDMMC1/UART/I2S2



All the power filter capacitors should be placed close to the power pins of SOC.

	Rockchip ^{瑞芯微电子}			ckchip Ele	ctroni	cs Co., Ltd
	Project:	RV1126_I	RV1109 GA	TE REF		
ſ	File:	13.RV112	6/1109_Fla	sh/SD		
Ī	Date:	Thursday, A	ıgust 20, 2020		Rev:	V1.3
ſ	Designed by:	Yanhong.Li	Reviewed by:	<checker></checker>	Sheet:	11 of 37


USB Controller




USB2.0 design rules:


- Max intra-pair skew <4ps
 Max trace length<6inchs
- 3. Max allowed via <6
- 4. Trace impedance 90ohm+/-10%
- 5. The distance between other signals follows the 3W rule.

Rockchip Rockchip Electronics Co., Ltd 瑞芯微电子 Project: RV1126_RV1109 GATE REF File: 14.RV1126/1109_USB Controller Thursday, August 20, 2020 V1.3 Designed by: 12 of 37 Yanhong.Li Reviewed by: <Checker>




CIF Interface






MIPI-CSI Interface

MIPI_CSI_RXO and MIPI_CSI_RX1 power pins are adjacent, so they share a decoupling capacitor All the power filter capacitors should be placed close to the power pins of SOC.



I2C/SPI/MIPI-CLK




The frequence of MIPI_CSI_CLKO and MIPI_CSI_CLK1 is from the same frequency source, so the output the same frequence.

It's really important for dual camera module.

ROCKCNIP 瑞芯微电子		Rockchip Ele	ectroni	ics Co., Ltd
Project:	RV1126_RV11	09 GATE REF		
File:	16.RV1126/110	9_VideoInput		
Doto:	Monday August 24	2020	Rev	V1 3


Designed by: Yanhong.Li Reviewed by: <Checker> Sheet:






BT1120 TX	DATA:LCDC DATA[15:0] Y[0:7]:LCDC DATA[8:15] Cb[0:7]:LCDC DATA[0:7] CLOCK:LCDC_CIK
6bit Serial RGB	DATA:LCDC DATA[5:0] CLOCK:LCDC CLK HSYNC:LCDC-HSYNC VSYNC:LCDC-VSYNC DE:LCDC_DEN
8bit Serial RGB	DATA:LCDC DATA[7:0] CLOCK:LCDC_CLK HSYNC:LCDC_HSYNC VSYNC:LCDC_VSYNC DE:LCDC_DEN
16bit Parallel RGB(RGB656)	R[4:0]:LCDC DATA[15:11] G[5:0]:LCDC_DATA[10:5] B[4:0]:LCDC_DATA[4:0] CLOCK:LCDC_CLK HSYNC:LCDC_HSYNC VSYNC:LCDC_VSYNC DE:LCDC_DEN
18bit Parallel RGB(RGB666)	R[5:0]:LCDC DATA[17:12] G[5:0]:LCDC DATA[11:6] B[5:0]:LCDC DATA[5:0] CLOCK:LCDC DATA[5:0] K HSYNC:LCDC HSYNC VSYNC:LCDC VSYNC DE:LCDC DEN
24bit Parallel RGB(RGB888)	R[7:0]:LCDC DATA[23:16] G[7:0]:LCDC DATA[15:8] B[7:0]:LCDC DATA[7:0] CLOCK:LCDC DATA[7:0] CLOCK:LCDC TLK HSYNC:LCDC TLK VSYNC:LCDC TSYNC DE:LCDC DEN

MIPI-DSI Interface



Rockchip _{端芯微电子}			ckchip El	ectroni	cs Co., Ltd
Project:	RV1126_	RV1109 GA	TE REF		
File:	17.RV112	26/1109_Vi	deoOutput	Interfac	e
Date:	Thursday, August 20, 2020 Rev: V1.3				V1.3
Designed by:	Yanhong.Li	Reviewed by:	<checker></checker>	Sheet:	15 of 37




Rockchip Electronics Co., Ltd 端芯微电子


Project: RV1126_RV1109 GATE REF


File: 18.RV1126/1109_Audio


Date: Thursday, August 20, 2020 Rev: V1.3


Designed by: Yanhong.Li Reviewed by: <Checker> Sheet: 16 of 37







































	WIFI module							
Pin	AP6255	UWE5622						
6	BT_WAKE	CHIP EN						
7	BT_HOST_WAKE	AP_INT						
12	WL_REG_ON	RST_N						
13	WL_HOST_WAKE	SD_INT						

Note:

Yes: option circuit be mounted No: option circuit not be mounted



OPTION	WIFI			BT Cryst	Crustala	Crystals VCCIO SDIO		OPTION2	OPTION3	
OFIION	a	b/g/n	ac	5GHz	D1	Ciystais	VCC10_3D10	OPTION1	OFIIONZ	OFIIONS
AW-CM256SM	Yes	Yes	Yes	Yes	4.2	37.4MHz	1.71-3.63V	Yes	Yes	Yes@SDIO2.0 No@SDIO3.0
AP6236/AP6212	No	Yes	No	No	4.2/4.0	26MHz	1.71-3.63V	Yes	Yes	No
AP6256/AP6255	Yes	Yes	Yes	Yes	5.0/4.2	37.4MHz	1.62-3.63V	Yes	Yes	Yes@SDIO2.0 No@SDIO3.0
RTL8189FTV Module F89FTSM12-W3	No	Yes	No	No	No	Module Integrated	1.8-3.3V	No	No	No
RTL8723DS Module 6223A-SRD	No	Yes	No	No	4.2	Module Integrated	1.62-3.63V	No	No	No
QCA9377 Module 8223A-SR	Yes	Yes	Yes	Yes	4.2	Module Integrated	1.7-3.45V	No	No	No
RTL8821CS Module 6221A-SRC	Yes	Yes	Yes	Yes	4.2	Module Integrated	1.7-3.45V	No	No	No
UWE5622	Yes	Yes	Yes	Yes	5.0	Module Integrated	1.62-1.98V	No	No	No

Ro	ckchip 瑞芯微电子	Rockchip Electronics Co., Ltd
Project:	RV1126_RV110	9 GATE REF
File:	60.WIFVBT-SDI	O_1T1R+UART

 File:
 60.WIF/BT-SDIO_1T1 R+UART

 Date:
 Thursday, August 20, 2020
 Rev.
 V1.3

 Designed by:
 Yenhong.Li
 Reviewed by:
 <hr/>
 Checker>
 Sheet:
 30 of 37

