

RV1126_RV1109 Reference Design

RV1126_RV1109_IPC_REF_V1.0

RV1126_RV1109 Main difference		
	RV1126	RV1109
CPU	Quad A7 1.5GHz	Dual A7 1.5GHz
NPU	2.0Tops	1.2Tops
ISP	14M Pixel	5M Pixel

Reference Design Main Functions Introduction	
Power	RK809-2 + 2DCDC
RAM	EMMC/SLC NAND FLASH/SPI FLASH
ROM	DDR3L/DDR3/LPDDR3/LPDDR4
Interface	SDMMC/SDIO/MAC/LCD/CIF/MIPI_DSI/MIPI_CSI0/ MIPI_CSI1/LVDS0/LVDS1/I2S/PDM/USB/ADC

Table of Content

Page01	00.Cover Page
Page02	01.Index and Notes
Page03	02.Revision History
Page04	03.Block Diagram
Page05	04.Power Diagram and Sequence
Page06	05.I2C MAP
Page07	06.IO Power Domain Map
Page08	10.RV1126/1109 Power/GND
Page09	11.RV1126/1109 OSC/PLL/PMUIO
Page10	12.RV1126/1109 DRAM Controller
Page11	13.RV1126/1109 Flash/SD
Page12	14.RV1126/1109 USB Controller
Page13	15.RV1126/1109 SARADC
Page14	16.RV1126/1109 VideoInput
Page15	17.RV1126/1109 VideoOutput
Page16	18.RV1126/1109 Audio
Page17	20.Power DC IN
Page18	21.Power PMIC
Page19	22.POE Power(option)
Page20	25.USB OTG
Page21	26.USB Host
Page22	30.RAM DDR3 96P 2X16bit
Page23	31.RAM LPDDR3 178P(option)
Page24	32.RAM DDR4 96P 2X16bit(option)
Page25	33.RAM LPDDR4 200P(option)
Page26	40.Flash eMMC Flash
Page27	41.Flash Nand Flash(option)
Page28	42.Flash-Micro-SD Card
Page29	43.Flash SPI Flash(option)
Page30	45.VI-Camera CIF
Page31	46.LVDS/Sub-LVDS Camera(option)
Page32	47.VI-Camera MIPI-CSI
Page33	48.P-Iris Zoom Focus driver
Page34	49.IRC/Motor Driver
Page35	60.WIFI/BT-SDIO 1T1R+UART
Page36	61.WIFI RK912(option)
Page37	67.Ethernet-EPHY RMII
Page38	68.Ethernet-GEPHY RGMII(option)
Page39	70.Audio Port1
Page40	71.Audio Port2(MIC option)
Page41	99.MARK

Index and Notes

Note

NOTE 1:

Component parameter description

1. DNP stands for component not mounted temporarily
2. If Value or option is DNP, which means the area is reserved without being mounted

NOTE 2:

Please use our recommended components to avoid too many changes.
For more informations about the second source,please refer to our AVL.

Generate Bill of Materials


Header:

Item\tPart\tDescription\tPCB Footprint\tReference\tQuantity\tOption

Combined property string:

{Item}\t{Value}\t{Description}\t{PCB Footprint}\t{Reference}\t{Quantity}\t{Option}

Graphic Description



Note


Option

Description


1

A

RV1126_RV1109 Block Diagram




Power Diagram



RV1126_RV1109 Power-on Sequence

Power Name	PMIC Channel	Time Slot (step 2ms)	Default voltage	Supply Limit	Default ON/OFF	Sleep ON/OFF	Peak Current	Sleep Current
VCC_BUCK5	RK809-2 BUCK5	Slot: 1	2.2V	2.5A	ON	ON		
VCC0V8_PMU	RK809-2 LDO3	Slot: 2	0.8V	0.1A	ON	ON		
VCC_0V8	RK809-2 LDO1	Slot: 2	0.8V	0.4A	ON	OFF		
VDD_LOGIC	Ext (SY8089AAC)	Slot: 2	0.8V	2.5A	ON	OFF		
VDD_ARM	RK809-2 BUCK2	Slot: 2	0.8V	2.5A	ON	OFF		
VCC1V8_PMU	RK809-2 LDO2	Slot: 3	1.8V	0.4A	ON	ON		
VCC_1V8	RK809-2 LDO4	Slot: 3	1.8V	0.4A	ON	OFF		
VDD_NPU	RK809-2 BUCK1	Slot: 2	0.8V	2.0A	ON	OFF		
VDD_VEPU	RK809-2 BUCK1	Slot: 2	0.8V	2.0A	ON	OFF		
VCC_DDR	RK809-2 BUCK3	Slot: 3	1.5V	1.5A	ON	ON		
VCC3V3_SYS	RK809-2 BUCK4	Slot: 4	3.3V	1.5A	ON	ON		
VCC_3V3	RK809-2 SWOUT2	Slot: 4	3.3V	1.5A	ON	OFF		
VCCIO_SD	RK809-2 LDO8	Slot: 4	3.3V	0.4A	ON	OFF		
VCC3V3_SD	RK809-2 LDO9	Slot: 4	3.3V	0.4A	ON	OFF		
VCC1V8_D0VDD	RK809-2 LDO5		1.8V	0.4A	OFF	OFF		
VCC_DVDD	RK809-2 LDO6		1.2V	0.4A	OFF	OFF		
VCC_AVDD	RK809-2 LDO7		2.8V	0.4A	OFF	OFF		
VCC5V0_HOST	RK809-2 SWOUT1		5V	2.1A	OFF	OFF		
RESET	RK809-2 sent out Reset signal for CPU(timing:10)							


NOTE:VCC_DVDD and VCC_AVDD according to camera sensor voltage



I2C MAP

Port	Pin Name	Domain	Bus Name	Pull-up voltage	Slave Device	Slave Addr (MS 7Bits)	Slave Bus Capability	Note
I2C0	I2C0_SCL/GPIO0_B4_u I2C0_SDA/GPIO0_B5_u	PMUI01	I2C0_SCL_PMIC I2C0_SDA_PMIC	VCC3V3_SYS	RK809-2	0x20		PMIC
I2C1	I2C1_SCL/UART4_CTSN_M2/GPIO1_D3_u I2C1_SDA/UART4_RTSN_M2/GPIO1_D2_u	VCCI04	I2C1_SCL I2C1_SDA	VCC1V8_DOVDD	IMX323	0X1a		CIF camera
					IMX327	0x34		MIPI camera
I2C5	LCDC_D1/RGMII_CRS_M1/CIF_D1_M1/UART4_CTSN_M1/I2C5_SCL_M0/GPIO2_A5_d LCDC_D7/I2S2_MCLK_M1/CIF_D3_M1/UART5_CTSN_M1/SPI0_CS1n_M2/PWM0_M1/I2C5_SDA_M0/GPIO2_B3_d	VCCI05	I2C5_SCL_M0 I2C5_SDA_M0	VCC3V3_sensor	MAX6655XA	0x15		Gsensor
					MMC3630KJ	0x30		Magnetic

Rockchip Confidential



Fuzhou Rockchip Electronics

Project:	RV1126_RV1109 IPC REF				
File:	05.I2C MAP				
Date:	Tuesday, April 14, 2020			Rev:	V1.0
Designed by:	Yanhong.Li	Reviewed by:	<Checker>	Sheet:	6 of 41


IO Power Domain Map

IO Domain	IO Group	Support of IO Voltage		Default Actual assigned IO Domain Voltage			Notes
		1.8V	3.3V	Net Name of Power Supply	Power Source	Voltage	
PMUIO0	<i>GPI00A</i>	✓	✓	<i>VCC1V8_PMU</i>	<i>RK809-2_LDO2</i>	<i>1.8V</i>	
PMUIO1	<i>GPI00BC</i>	✓	✓	<i>VCC3V3_SYS</i>	<i>RK809-2_BUCK4</i>	<i>3.3V</i>	
VCCIO1	<i>GPI00CD/GPIO1A</i>	✓	✓	<i>VCCIO_FLASH</i>	<i>RK809-2_LDO4</i>	<i>1.8V</i>	<i>GPI00_B3/FLASH_VOL_SEL pin defined as a set pin for VCCIO1 voltage domain after power-on reset.It is pull-up for 1.8V</i>
VCCIO2	<i>GPI01AB</i>	✓	✓	<i>VCCIO_SD</i>	<i>RK809-2_LDO8</i>	<i>3.3V</i>	
VCCIO3	<i>GPI01BCD</i>	✓	✓	<i>VCCIO3_VDD</i>	<i>RK809-2_LDO4</i>	<i>1.8V</i>	
VCCIO4	<i>GPI01D/GPIO2A</i>	✓	✓	<i>VCCIO4_VDD</i>	<i>RK809-2_LDO4</i>	<i>1.8V</i>	
VCCIO5	<i>GPI02ABCD/GPIO3A</i>	✓	✓	<i>VCCIO5_VDD</i>	<i>RK809-2_SWOUT2</i>	<i>3.3V</i>	
VCCIO6	<i>GPI03ABC</i>	✓	✓	<i>VCCIO6_VDD</i>	<i>RK809-2_LDO4</i>	<i>1.8V</i>	
VCCIO7	<i>GPI03D/GPIO4A</i>	✓	✓	<i>VCCIO7_VDD</i>	<i>RK809-2_LDO4</i>	<i>1.8V</i>	

Power



U1000N
SOC_RV1126/RV1109
BGA409 14R00X14R00X0R90

NPU/LOGIC/VEPU/ARM Power




Supply for VCCIO1~7 Power



VCCIO_VDD_1V8



For NPU Power




For VEPUP Power



GND

U1000O
SOC_RV1126/RV1109
BGA409 14R00X14R00X0R90

VSS/AVSS



Rockchip
瑞芯微电子

Fuzhou Rockchip Electronics

Project:	RV1126_RV1109 IPC REF		
File:	10.RV1126/1109_Power/GND		
Date:	Tuesday, April 14, 2020	Rev:	V1.0
Designed by:	Yanhong.Li	Reviewed by:	<Checker>
Sheet:	8	of	41

OSC/PLL/PMUIO

U1000K
SOC_RV1126/RV1109
BGA409 14R00X14R00X0R90

OSC/PLL

XOUT24M

XIN24M

PLL_AVDD_0V8

PLL_AVDD_1V8

Digital Power of PMUIO0&PMUIO1

PMUIO_VDD_0V8

PMUIO_VDD_1V8

PMUIO0 Domain

TVSS

RFOR u

CLK REF

GPIO0 A0 d

GPIO0 A1 z

CLKI CLK0 32K

SDMMC0 DET

GPIO0 A3 u

GPIO0 A4 u

GPIO0 A5 u

GPIO0 A6 d

GPIO0 A7 d

GPIO0 B0 d

PMUIO0_VDD

PMUIO1 Domain

PMIC INT

PMIC SLEEP

FLASH VOL SEL

I2C0_SCL

I2C0_SDA

UART1_TX M0

UART1_RX M0

SDMMC0_PWR

PMU_DEBUG

UART1_CTSN M0

I2C2_SCL

I2C2_SDA

PWM7_IR M0

PWM6 M0

PWM0 M0

PWM1 M0

PWM2 M0

PWM3_IR M0

PWM4 M0

PWM5 M0

GPIO0 B1 d

GPIO0 B2 d

GPIO0 B3 d

GPIO0 B4 d

GPIO0 B5 d

GPIO0 B6 d

GPIO0 B7 d


GPIO0 C0 d

GPIO0 C1 d

GPIO0 C2 d

GPIO0 C3 d

PMUIO1_VDD



NOTE:
PMUIO_VDD_0V8 and PLL_AVDD_0V8 share one power supply and one decoupling capacitor which is placed close to the pin position.


PMUIO_VDD_1V8 and PLL_AVDD_1V8 share one power supply and one decoupling capacitor which is placed close to the pin position

Rockchip
瑞芯微电子

Fuzhou Rockchip Electronics


Project:	RV1126_RV1109 IPC REF		
File:	11.RV1126/1109_OSC/PLL/PMUIO		
Date:	Tuesday, April 14, 2020	Rev:	V1.0
Designed by:	Yanhong.Li	Reviewed by:	<Checker>
Sheet:	9	of	41

DDR Controller




EMMC/FLASH

U1000I
SOC_RV1126/RV1109
BGA409 14R00X14R00X0R90



SDMMC0/JTAG


U1000I
SOC_RV1126/RV1109
BGA409 14R00X14R00X0R90



NOTE:
All the power filter capacitors should be placed close to the power pins of SOC.


SDMMC1/UART/I2S2

U1000B
SOC_RV1126/RV1109
BGA409 14R00X14R00X0R90




NOTE:
All the power filter capacitors should be placed close to the power pins of SOC.

NOTE:
All the power filter capacitors should be placed close to the power pins of SOC.






NOTE:
FLASH(VCCIO1) power domain IO supply configuration pin:

Condition	VCCIO1 (VCCIO_FLASH)
FLASH_VOL_SEL=0	3.3V
FLASH_VOL_SEL=1	1.8V Default





USB Controller


U1000M
SOC_RV1126/RV1109
BGA409 14R00X14R00X0R90




- USB2.0 design rules:
1. Max intra-pair skew <4ps
 2. Max trace length<6inchs
 3. Max allowed via <6
 4. Trace impedance 90ohm+/-10%
 5. The distance between other signals follows the 3W rule.

SARADC




 瑞芯微电子		Fuzhou Rockchip Electronics	
Project:	RV1126_RV1109 IPC REF		
File:	15.RV1126/1109_SARADC		
Date:	Tuesday, April 14, 2020		Rev: V1.0
Designed by:	Yanhong.Li	Reviewed by: <Checker>	Sheet: 13 of 41


U1000F
SOC RV1126/RV1109
BGA409 14R00X14R00X0R90




MIPI_CSI_RX0 and MIPI_CSI_RX1 power pins are adjacent, so they share a decoupling capacitor. All the power filter capacitors should be placed close to the power pins of SOC.




I2C/SPI/MIPI-CLK






MIPI-DSI Interface

MIPI DSI TX0





Audio Interface


U1000J
SOC RV1126/RV1109
BGA409 14R00X14R00X0R90




DEFAULT:
I2S0 connect to RK809-2
IO level is 1.8V




12V/2A DCIN




VCC5V0_SYS




PMIC RK809-2 DCDC




PMIC RK809-2 LDO





PMIC RK809-2 Management




PMIC RK809-2 CODEC




VDD_LOGIC






Class	Max Input Power to PD(W)	Classification Current (mA)	R2204(Rclass)
0	12.95	2	578R
1	3.84	10.55	110R
2	6.49	18.7	62R
3	12.95	28.15	41.2R
4	25.5	40.4	28.7R

USB2.0 OTG





USB HOST






DDR3/DDR3L 2x16bit

NOTE:
This is a two DDR3 template. If only one DDR3 is used, please use DDR_DQ0 ~ DQ15
Refer to the latest AVL for parts selection.






Note: All the Power filter capacitors should be placed close to the power pins of DDR3




 瑞芯微电子		Fuzhou Rockchip Electronics	
Project:	RV1126_RV1109 IPC REF		
File:	3D.DRAM_DDR3_96P_2X16bit		
Date:	Tuesday, April 14, 2020	Rev:	V1.0
Designed by:	Yanhang.Li	Reviewed by:	<Checker>
Sheet:	22	of	41

LPDDR3 1x32bit

NOTE:
The sequence of DQ shall be done according to the template
and shall not be adjusted or changed
Refer to the latest AVL for parts selection.




Note:
 $V_{ih} = VCC$
 $V_{il} = VCC * Ron / (Ron + Rodt)$
 $VREFDQ_DDR = (V_{ih} + V_{il}) / 2$
eg: $VCC = 1.2V$, $Ron = 34ohm$, $Rodt = 240ohm$
so, $V_{ih} = 1.2V$, $V_{il} = 0.149V$, $VREFDQ_DDR = 0.674V$




DDR4 2x16bit

NOTE:
The sequence of DQ shall be done according to the template
and shall not be adjusted or changed
Refer to the latest AVL for parts selection.



LPDDR4 1x32bit


NOTE:
The sequence of DQ shall be done according to the template and shall not be adjusted or changed
Refer to the latest AVL for parts selection.




eMMC

NOTE:
Refer to the latest AVL for parts selection.


NOTE:
All the power filter capacitors should be placed close to the power pins of SOC.



NOTE:
R4000 place close to SOC





NOTE:
Reserve testpoint for firmware update,
In the power on phase, if FLASH_D0= 0V,
the system will enter the maskROM mode


 瑞芯微电子		Fuzhou Rockchip Electronics	
Project:	RV1126_RV1109 IPC REF		
File:	40.Flash-eMMC Flash		
Date:	Tuesday, April 14, 2020		Rev: V1.0
Designed by:	Yanhong.Li	Reviewed by: <Checker>	Sheet: 26 of 41

NAND FLASH


NOTE:
Refer to the latest AVL for parts selection.
Only support SLC NAND



NOTE:
All the power filter capacitors should be placed close to the power pins of SOC.



NOTE:
Reserve testpoint for firmware update,
In the power on phase, if FLASH_D0= 0V,
the system will enter the maskROM mode

 瑞芯微电子		Fuzhou Rockchip Electronics	
Project:	RV1126_RV1109 IPC REF		
File:	41.Flash-Nand Flash		
Date:	Tuesday, April 14, 2020		Rev: V1.0
Designed by:	Yanhong.Li	Reviewed by:	<Checker>
Sheet:	27 of 41		



TF CARD

NOTE:
Place the SDMMC0_CLK resistor closed to SOC for better signal quality if long trace.
The resistor can be deleted if trace is short.

SDMMC0_D0
SDMMC0_D1
SDMMC0_D2
SDMMC0_D3
SDMMC0_CLK
SDMMC0_CMD
SDMMC0_DET

VCC3V3_SD

SDMMC0_D2 1 2 R4200 22R 5% R0402
SDMMC0_D3 1 2 R4201 22R 5% R0402
SDMMC0_CMD 1 2 R4202 22R 5% R0402
SDMMC0_CLK 1 2 R4203 22R 5% R0402
SDMMC0_D0 1 2 R4204 22R 5% R0402
SDMMC0_D1 1 2 R4205 22R 5% R0402
SDMMC0_DET 1 2 R4206 100R5% R0402






J4200
TF-CKT01-009D
TF9 CKT01 009D

DATA2
CD/DATA3
CMD
VDD
CLK
VSS
DATA0
DATA1
CD
G1
G2
G3
G4

SPI Flash

NOTE:
Refer to the latest AVL for parts selection.






瑞芯微电子


Fuzhou Rockchip Electronics

Project:	RV1126_RV1109 IPC REF		
File:	43.Flash-SPI Flash		
Date:	Tuesday, April 14, 2020		Rev: V1.0
Designed by:	Yanhong.Li	Reviewed by: <Checker>	Sheet: 29 of 41

CIF Camera Interface




Correspondence CIF data and BT1120/12bit/10bit/8bit CIF				
16bit CIF data	BT1120	12bit CIF camera	10bit CIF camera	8bit CIF camera
CIF_D0	BT1120_D0			
CIF_D1	BT1120_D1			
CIF_D2	BT1120_D2			
CIF_D3	BT1120_D3			
CIF_D4	BT1120_D4	D0		
CIF_D5	BT1120_D5	D1		
CIF_D6	BT1120_D6	D2	D0	
CIF_D7	BT1120_D7	D3	D1	
CIF_D8	BT1120_D8	D4	D2	D0
CIF_D9	BT1120_D9	D5	D3	D1
CIF_D10	BT1120_D10	D6	D4	D2
CIF_D11	BT1120_D11	D7	D5	D3
CIF_D12	BT1120_D12	D8	D6	D4
CIF_D13	BT1120_D13	D9	D7	D5
CIF_D14	BT1120_D14	D10	D8	D6
CIF_D15	BT1120_D15	D11	D9	D7



NOTE:
According to the current of the actual camera module,
evaluate whether the current output by LDO can meet
the requirement of two cameras using at the same time.
If not, please add LDO to supply power











NOTE:
There is also a group of pull-up for I2C1 on page 47.
Select one group.



Rockchip 瑞芯微电子 Fuzhou Rockchip Electronics				
Project:	RV1126_RV1109 IPC REF			
File:	45.VI-Camera_CIF			
Date:	Tuesday, April 14, 2020	Rev:	V1.0	
Designed by:	Yanhong.Li	Reviewed by:	<Checker>	Sheet: 30 of 41

LVDS interface and mipicsi interface share pins,
only one of them can be selected at a time


NOTE:
According to the current of the actual camera module,
evaluate whether the current output by LDO can meet
the requirement of two cameras using at the same time.
If not, please add LDO to supply power



DEFAULT: MIPI_CSI Interface
LVDS interface and mipicsi interface share pins,
only one of them can be selected at a time.

MIPI-CSI_RX1 Interface


Recommend camera module: OS04A10




NOTE:

1. According to the current of the actual camera module, evaluate whether the current output by LDO can meet the requirement of two cameras using at the same time.
- 2.If not, please add LDO to supply power.
3. If the I2C addresses of the two cameras are the same, use another set of I2C.

MIPI-CSI_RX0 Interface




NOTE:
There is also a group of pull-up for I2C1 on page 45.
Select one group.




 瑞芯微电子		Fuzhou Rockchip Electronics	
Project:	RV1126_RV1109 IPC REF		
File:	47.VI-Camera_MIPI-CSI		
Date:	Tuesday, April 14, 2020		Rev: V1.0
Designed by:	Yanhong.Li	Reviewed by: <Checker>	Sheet: 32 of 41

Iris Zoom Focus driver


NOTE:
For reference only
Please select the appropriate driver IC
according to the actual lens specifications.




Zoom Focus driver




P-Iris driver




IR Cut Driver




PAN/TILT Driver



Warm up lamp drive



WIFI/BT Module



WIFI module		
Pin	AP6255	UWE5622
6	BT_WAKE	CHIP_EN
7	BT_HOST_WAKE	AP_INT
12	WL_REG_ON	RST_N
13	WL_HOST_WAKE	SD_INT

Note:
Yes: option circuit be mounted
No: option circuit not be mounted

OPTION	WIFI				BT	Crystals	VCCIO_SDIO	OPTION1	OPTION2	OPTION3
	a	b/g/n	ac	5GHz						
AW-CM256SM	Yes	Yes	Yes	Yes	4.2	37.4MHz	1.71~3.63V	Yes	Yes	Yes@SDIO2.0 No@SDIO3.0
AP6236/AP6212	No	Yes	No	No	4.2/4.0	26MHz	1.71~3.63V	Yes	Yes	No
AP6256/AP6255	Yes	Yes	Yes	Yes	5.0/4.2	37.4MHz	1.62~3.63V	Yes	Yes	Yes@SDIO2.0 No@SDIO3.0
RTL8189FTV Module F89FTSM12-W3	No	Yes	No	No	No	Module Integrated	1.8~3.3V	No	No	No
RTL8723DS Module 6223A-SRD	No	Yes	No	No	4.2	Module Integrated	1.62~3.63V	No	No	No
QCA9377 Module 8223A-SR	Yes	Yes	Yes	Yes	4.2	Module Integrated	1.7~3.45V	No	No	No
RTL8821CS Module 6221A-SRC	Yes	Yes	Yes	Yes	4.2	Module Integrated	1.7~3.45V	No	No	No
UWE5622	Yes	Yes	Yes	Yes	5.0	Module Integrated	1.62~1.98V	No	No	No

NOTE:
If WiFi/BT is needed to wake up SOC,
WIFI_REG_ON is needed to pull high.
So WIFI_REG_ON must be connected to
PMUIO.
WIFI_WAKE_HOST is also connected to
PMUIO

32K clock signal provided
by RK809-2 is used by default

RF Microstrip
Z0= 50 ohm

ANT6000
ANT4411DR
ANTPCB_44R00X11R00_DSR


ANT6001
ANT_JACK
ANT_JACK

IF use BT to wake up system,
BT_RST is needed to pull high.
So BT_RST must be connected to PMUIO.
BT_WAKE_HOST is also connected to PMUIO.


Rockchip
瑞芯微电子 Fuzhou Rockchip Electronics

Project:	RV1126_RV1109 IPC REF		
File:	60.WIFI/BT-SDIO_1T1R+UART		
Date:	Tuesday, April 14, 2020	Rev:	V1.0
Designed by:	Yanhang.Li	Reviewed by:	<Checker>
Sheet:	35 of 41		

WIFI RK912



Power Sequence



Power Consumption

State	VCCIO	VCC_33	VCC_11
Sleep	0.1mA	0.1mA	0.1mA
PowerSave(DTIM=1)	0.1mA	2.6mA	1.3mA
TX(11b 11M)	0.8mA	192mA	15.6mA
TX(11g 54M)	0.8mA	169.5mA	16.3mA
TX(11n 65M)	0.8mA	168.6mA	16.4mA
RX(11n 65M)	0.8mA	42.9mA	21.3mA

Note: All data test under continue mode
VCCIO test under 3.3V

RF Routing


Short and smooth routing with 50 ohm

No layer change, top layer best

Place GND via along RF trace

Integral reference GND for RF trace


Excavate L2 on RFIO pin and antenna pad



Other Routing Requirement

SDIO CLK trace must be surrounded by GND
Do not split L2 GND layer
Epad connect to GND by via alone, minimum 16 via
Pin 4/7/14/18 connect GND by separate via best

Optional



Note: Reserve pull-high resistors for SDIO data pins base on platform

Crystal Requirement


参数	规格		单位	描述
	最小	最大		
频率	40.000000		MHz	
频率偏差	+/-10	80	ppm	Frequency tolerance
工作温度	-20	80	°C	根据实际产品温度需求选择晶体型号
BSR	/	60	Ohm	

Crystal Routing

Close to RK912
Trace surround by GND
Other signal trace prohibited under crystal

Power Routing

Power trace follow star routing
Samll value capacitor closer to pin
10pF closest to pin, then 100nF, then 1uF




C17 must be mounted



Recommend external 32K



NPOR must be controlled by host




Note: C6109, C6110 value choose base on test





C10 close to pin11

C11, C12 close to pin39


C14, C15, C16 close to pin38


























C14, C15, C16 close to pin38




























OPTION:GPHY










Close to CPU





10/100/1000M RMII ETHERNET



CFG_EXT=1:Use the external power source for the IO pad.
CFG_LD01=1, CFG_LD00=0: IO pad 1.8V
CFG_LD01=0, CFG_LD00=0: IO pad 3.3V




RGMI Power Source	CFG_EXT	CFG_LD01[1:0]	
External 3.3V	1'b1	2'b00	
External 1.8V (default)	1'b1	2'b10	
Internal 1.8V	1'b0	2'b10	




OPTION1: single end MIC, single loopback

MIC




LOOP BACK




DEFAULT: no loopback, use differential MIC

differential MIC



SPK




Fuzhou Rockchip Electronics

Project:	RV1126_RV1109 IPC REF		
File:	70.Audio Port1		
Date:	Tuesday, April 14, 2020	Rev:	V1.0
Designed by:	Yanhong.Li	Reviewed by:	<Checker>
Sheet:	39 of 41		

OPTION: Audio Output2
If use audio output1,
please delete this page.


PDM MIC

2 Digital MEMS MIC or 1




NOTE:
The SDI line should have a 100kohm PD resistor
to discharge the line during the time that all microphones
on the bus have tristated their outputs.


SPK OUT



OPTION LINE OUT




Differential LOOP BACK



Rockchip
瑞芯微电子

Fuzhou Rockchip Electronics

Project:	RV1126_RV1109 IPC REF		
File:	71.Audio Port2(option)		
Date:	Tuesday, April 14, 2020	Rev:	V1.0
Designed by:	Yanhong.Li	Reviewed by:	<Checker>
Sheet:	40	of	41



M9900
MARK


M9901
MARK

M9902
MARK

M9903
MARK

M9904
MARK

M9905
MARK


瑞芯微电子

Fuzhou Rockchip Electronics

Project:	RV1126_RV1109 IPC REF			
File:	99.MARK/HOLE			
Date:	Tuesday, April 14, 2020		Rev:	V1.0
Designed by:	Yanhong.Li	Reviewed by:	<Checker>	Sheet: 41 of 41