

RV1126_RV1109_BATTERY_IPC_SMARTBELL_REF_V11

Quick start solution

RV1126_RV1109 Main difference		
	RV1126	RV1109
CPU	Quad A7	Dual A7
NPU	2.0Tops	1.2Tops
ISP	14M Pixel	5M Pixel

Reference Design Main Functions Introduction	
Power	Discrete Power
RAM	EMMC/SLC NAND FLASH/SPI FLASH
ROM	DDR3L/DDR3/LPDDR3/LPDDR4
Interface	SDMMC/SDIO/CIF/MIPI_DSI/MIPI_CSI0/ MIPI_CSI1/I2S/USB/ADC

Table of Content

Page01	00.Cover Page
Page02	01.Index and Notes
Page03	02.Revision History
Page04	03.Block Diagram
Page05	04.Power Sequence
Page06	05.I2C MAP
Page07	06.IO Power Domain Map
Page08	10.RV1126/1109 Power/GND
Page09	11.RV1126/1109 OSC/PLL/PMUIO
Page10	12.RV1126/1109 DRAM Controller
Page11	13.RV1126/1109 Flash/SD
Page12	14.RV1126/1109 USB Controller
Page13	15.RV1126/1109 SARADC
Page14	16.RV1126/1109 VideoInput
Page15	17.RV1126/1109 VideoOutput
Page16	18.RV1126/1109 Audio
Page17	23.Discrete Power for System
Page18	24.Discrete Power for Camera
Page19	25.Wakeup Power/Charge
Page20	26.USB OTG
Page21	30.RAM DDR3 96P 2X16bit DD6(option)
Page22	31.RAM LPDDR3 178P
Page23	32.RAM DDR4 96P 2X16bit(option)
Page24	33.RAM LPDDR4 200P(option)
Page25	40.Flash eMMC Flash
Page26	41.Flash Nand Flash(option)
Page27	42.Flash-Micro-SD Card
Page28	43.Flash SPI Flash(option)
Page29	45.VI-Camera CIF
Page30	47.VI-Camera MIPI-CSI
Page31	49.IRC/IR LED/Light sensor
Page32	62.WIFI Module
Page33	70.Audio Port
Page34	99.MARK

Index and Notes

Note

NOTE 1:

Component parameter description

1. DNP stands for component not mounted temporarily
2. If Value or option is DNP, which means the area is reserved without being mounted

NOTE 2:

Please use our recommended components to avoid too many changes.
For more informations about the second source,please refer to our AVL.

Generate Bill of Materials


Header:

Item\tPart\tDescription\tPCB Footprint\tReference\tQuantity\tOption

Combined property string:

{Item}\t{Value}\t{Description}\t{PCB Footprint}\t{Reference}\t{Quantity}\t{Option}

Graphic Description




Note

Option


Description

Revision History


Version	Date	Author	Change Note	Approved
V1.0	2020.07.13	Liyh	RV1126_RV1109_BATTERY_IPC_SMARTBELL_REF_V10	
V1.1	2020.09.28	Liyh	RV1126_RV1109_BATTERY_IPC_SMARTBELL_REF_V11 Update: 1. For saving power consumption, NPU and VEPU are supplied separately. 2. For saving power consumption, the AVDD and DVDD of the camera module are powered by DCDC instead of LDO. 3. The change of audio : Es8311 can support the loop-back function, so the hardware loop-back circuit can be deleted and the single ended MIC can be change to the difference mic.	



Wakeup Power and Sources



System Power



The reference power on sequence of discrete power

Power Name	Power Channel	Time Slot	Default voltage	Supply Limit	Peak Current
VCC_0V8	LDO	Slot: 1	0.8V	0.5A	
VDD_LOGIC	BUCK	Slot: 2	0.8V	2.0A	1.75A
VDD_ARM	BUCK	Slot: 2	0.8V	1.0A	0.73A
VDD_NPU	BUCK	Slot: 2	0.8V	3.0A	2.11A
VDD_VEPU	BUCK	Slot: 2	0.8V	2.0A	1.0A
VCC_1V8	LDO	Slot: 3	1.8V	2.0A	
VCC_DDR	BUCK	Slot: 4	1.2V	0.4A	
VCC_3V3	BUCK	Slot: 5	3.3V	2.0A	
VCC1V8_DVDD	LDO		1.8V	0.5A	
VCC1V2_DVDD	BUCK		1.2V	0.5A	
VCC2V8_AVDD	BUCK		2.8V	0.5A	
RESET					

NOTE:VCC_DVDD and VCC_AVDD according to camera sensor voltage

I2C MAP

Port	Bus Name	Domain	Pull-up voltage	Slave Device	Slave Addr (MS 7Bits)	Slave Bus Capability	Note
I2C0	I2C0_SCL I2C0_SDA	PMUIO1	VCC_3V3	HYM8563			
				CW2015			
I2C1	I2C1_SCL I2C1_SDA	VCCIO4	VCC_1V8	MIPI Camera			
				CIF Camera			
I2C4	I2C4_SCL_M1 I2C4_SDA_M1	VCCIO7	VCC_3V3	ES8311	0x18		
I2C5	I2C5_SCL_M0 I2C5_SDA_M0	VCCIO5_VDD	VCC_3V3	CM32181A30P	0x48		


IO Power Domain Map

IO Domain	IO Group	Support of IO Voltage		Default Actual assigned IO Domain Voltage		Notes
		1.8V	3.3V	Net Name of Power Supply	Voltage	
PMUIO0	<i>GPI00A</i>	✓	✓	<i>VCC_1V8</i>	<i>1.8V</i>	
PMUIO1	<i>GPI00BC</i>	✓	✓	<i>VCC_3V3</i>	<i>3.3V</i>	
VCCIO1	<i>GPI00CD/GPIO1A</i>	✓	✓	<i>VCCIO_FLASH</i>	<i>1.8V</i>	<i>GPI00_B3/FLASH_VOL_SEL pin defined as a set pin for VCCIO1.</i>
VCCIO2	<i>GPI01AB</i>	✓	✓	<i>VCCIO_SD</i>	<i>3.3V</i>	
VCCIO3	<i>GPI01BCD</i>	✓	✓	<i>VCC_1V8</i>	<i>1.8V</i>	
VCCIO4	<i>GPI01D/GPIO2A</i>	✓	✓	<i>VCC_1V8</i>	<i>1.8V</i>	
VCCIO5	<i>GPI02ABCD/GPIO3A</i>	✓	✓	<i>VCC_3V3</i>	<i>3.3V</i>	
VCCIO6	<i>GPI03ABC</i>	✓	✓	<i>VCC_1V8</i>	<i>1.8V</i>	
VCCIO7	<i>GPI03D/GPIO4A</i>	✓	✓	<i>VCC_3V3</i>	<i>3.3V</i>	

Power


U1000N
RV1126_RV1109
BGA409 14R00X14R00X0R90

NPU/LOGIC/VEPU/ARM Power







Supply for VCCIO1~7 Power

VCCIO_VDD_1V8




NOTE:
If any power domain of vccio 1 ~ vccio 7 is used,
then VCCIO_VDD_1V8 must be connected to 1.8V power supply



GND

U1000O
RV1126_RV1109
BGA409 14R00X14R00X0R90

VSS/AVSS



Rockchip
瑞芯微电子

Rockchip Electronics Co., Ltd

Project:	RV1126_RV1109_REF		
File:	10.RV1126/1109_Power/GND		
Date:	Friday, December 04, 2020	Rev:	V1.1
Designed by:	Yanhong.Li	Reviewed by:	<Checker>
Sheet:	8	of	34

OSC/PLL/PMUIO

U1000K
RV1126 RV1109
BGA409 14R00X14R00X0R90

OSC/PLL

XOUT24M

XIN24M

PLL_AVDD_0V8

PLL_AVDD_1V8

Digital Power of PMUIO0&PMUIO1

PMUIO_VDD_0V8

PMUIO_VDD_1V8

PMUIO0 Domain

TVSS

W7

W6

Y5

AA3

U7

V7

AA2

V6

W5

Y4

PMUIO0_VDD

PMUIO1 Domain

W10

Y10

Y8

AA7

Y7

W8

V9

U9

AA4




AA6

Y6




R8

PMUIO1_VDD


NOTE:
The power domain configuration of GPIO should match the actual power supply.




NOTE:
POW_HOLD must use GPIO0_A0.
SOC_GPIO_BELL must use GPIO0_A5



NOTE:
USB_CTRL must use GPIO0_C1






 瑞芯微电子		Rockchip Electronics Co., Ltd	
Project:	RV1126_RV1109_REF		
File:	11.RV1126/1109_OSC/PLL/PMUIO		
Date:	Wednesday, October 21, 2020		Rev: V1.1
Designed by:	Yanhong.Li	Reviewed by: <Checker>	Sheet: 9 of 34

DDR Controller


U1000A
RV1126 RV1109
BGA409 14R00X14R00X0R90

DDR




EMMC/FLASH

U1000L
RV1126_RV1109
BGA409 14R00X14R00X0R90



USB Controller



U1000M
RV1126_RV1109
BGA409 14R00X14R00X0R90




- USB2.0 design rules:
1. Max intra-pair skew <4ps
 2. Max trace length<6inchs
 3. Max allowed via <6
 4. Trace impedance 90ohm+/-10%
 5. The distance between other signals follows the 3W rule.


<div><div>Rockchip</div><div>瑞芯微电子</div></div> <div>Rockchip Electronics Co., Ltd</div>			
Project:	RV1126_RV1109_REF		
File:	14.RV1126/1109_USB Controller		
Date:	Tuesday, September 29, 2020		Rev: V1.1
Designed by:	Yanhong.Li	Reviewed by:	<Checker> Sheet: 12 of 34

SARADC




 瑞芯微电子		Rockchip Electronics Co., Ltd	
Project:	RV1126_RV1109_REF		
File:	15.RV1126/1109_SARADC		
Date:	Tuesday, September 29, 2020		Rev: V1.1
Designed by:	Yanhong.Li	Reviewed by: <Checker>	Sheet: 13 of 34

U1000F
RV1126_RV1109
BGA409_14R00X14R00X0R90





BT1120 RX	DATA:CIF_DATA[15:0] Y[0:7]:CIF_DATA[8:15] CB[0:7]:CIF_DATA[0:7] CLOCK:CIF_CLKIN
12bit CIF camera	CameraCIF[12:0]:CIF_DATA[15:4] XCLK:CIF_CLKROUT PCLK:CIF_CLKIN HSYNC:CIF_HSYNC VSYNC:CIF_VSYNC
10bit CIF camera	CameraCIF[10:0]:CIF_DATA[15:6] XCLK:CIF_CLKROUT PCLK:CIF_CLKIN HSYNC:CIF_HSYNC VSYNC:CIF_VSYNC
8bit CIF camera	CameraCIF[8:0]:CIF_DATA[15:8] XCLK:CIF_CLKROUT PCLK:CIF_CLKIN HSYNC:CIF_HSYNC VSYNC:CIF_VSYNC

MIPI CSI_RX0 and MIPI CSI_RX1 power pins are adjacent, so they share a decoupling capacitor. All the power filter capacitors should be placed close to the power pins of SOC.



U1000G
RV1126_RV1109
BGA409_14R00X14R00X0R90







NOTE:
The power domain configuration of GPIO should match the actual power supply.


BT1120 TX	DATA:LCDC_DATA[15:0] Y[0:7]:LCDC_DATA[8:15] Cb[0:7]:LCDC_DATA[0:7] CLOCK:LCDC_CLK
6bit Serial RGB	DATA:LCDC_DATA[5:0] CLOCK:LCDC_CLK HSYNC:LCDC_HSYNC VSYNC:LCDC_VSYNC DE:LCDC_DEN
8bit Serial RGB	DATA:LCDC_DATA[7:0] CLOCK:LCDC_CLK HSYNC:LCDC_HSYNC VSYNC:LCDC_VSYNC DE:LCDC_DEN
16bit Parallel RGB(RGB656)	R[4:0]:LCDC_DATA[15:11] G[5:0]:LCDC_DATA[10:5] B[4:0]:LCDC_DATA[4:0] CLOCK:LCDC_CLK HSYNC:LCDC_HSYNC VSYNC:LCDC_VSYNC DE:LCDC_DEN
18bit Parallel RGB(RGB666)	R[5:0]:LCDC_DATA[17:12] G[5:0]:LCDC_DATA[11:6] B[5:0]:LCDC_DATA[5:0] CLOCK:LCDC_CLK HSYNC:LCDC_HSYNC VSYNC:LCDC_VSYNC DE:LCDC_DEN
24bit Parallel RGB(RGB888)	R[7:0]:LCDC_DATA[23:16] G[7:0]:LCDC_DATA[15:8] B[7:0]:LCDC_DATA[7:0] CLOCK:LCDC_CLK HSYNC:LCDC_HSYNC VSYNC:LCDC_VSYNC DE:LCDC_DEN

MIPI-DSI Interface



Audio Interface


U1000J
RV1126 RV1109
BGA409_14R00X14R00X0R90




NOTE:
All the power filter capacitors should be placed close to the power pins of SOC.

NOTE:
The power domain configuration of GPIO should match the actual power supply.

NOTE:
1. In some solution, the power supply of NPU and vepu is combined, but in the battery solution, the power supply of vepu and NPU is separated to save power consumption.

[illegible][illegible]

NOTE:
Recommend ETA3446 for better ripple.



IF R=10K,C=100nF, RC delay =0.5ms
default R=0R, delay time=0ms
Soft start time:1.0ms
total delay time=1.0ms

TYPE: 0.824V 0.72V~-0.88V

VCC_DVS

U2302
PTF100B23K-1H/CM6200B18M
SGS_21_3

1R
2R
3R
4R
5R
6R
7R
8R
9R
10R
11R
12R
13R
14R
15R
16R
17R
18R
19R
20R
21R
22R
23R
24R
25R
26R
27R
28R
29R
30R
31R
32R
33R
34R
35R
36R
37R
38R
39R
40R
41R
42R
43R
44R
45R
46R
47R
48R
49R
50R
51R
52R
53R
54R
55R
56R
57R
58R
59R
60R
61R
62R
63R
64R
65R
66R
67R
68R
69R
70R
71R
72R
73R
74R
75R
76R
77R
78R
79R
80R
81R
82R
83R
84R
85R
86R
87R
88R
89R
90R
91R
92R
93R
94R
95R
96R
97R
98R
99R
100R

C2311
10pF

X5R
43R
CM402

R2310
10k

R2340
10k

C2340
10V

C4022

EN High=1.4V

C2310
100pF

C2311
10pF

C2312
10pF

C2313
10pF

C2314
10pF

C2315
10pF

C2316
10pF

C2317
10pF

C2318
10pF

C2319
10pF

C2320
10pF

C2321
10pF

C2322
10pF

C2323
10pF

C2324
10pF

C2325
10pF

C2326
10pF

C2327
10pF

C2328
10pF

C2329
10pF

C2330
10pF

C2331
10pF

C2332
10pF

C2333
10pF

C2334
10pF

C2335
10pF

C2336
10pF

C2337
10pF

C2338
10pF

C2339
10pF

C2340
10pF

C2341
10pF

C2342
10pF

C2343
10pF

C2344
10pF

C2345
10pF

C2346
10pF

C2347
10pF

C2348
10pF

C2349
10pF

C2350
10pF

C2351
10pF

C2352
10pF

C2353
10pF

C2354
10pF

C2355
10pF

C2356
10pF

C2357
10pF

C2358
10pF

C2359
10pF

C2360
10pF

C2361
10pF

C2362
10pF

C2363
10pF

C2364
10pF

C2365
10pF

C2366
10pF

C2367
10pF

C2368
10pF

C2369
10pF

C2370
10pF

C2371
10pF

C2372
10pF

C2373
10pF

C2374
10pF

C2375
10pF

C2376
10pF

C2377
10pF

C2378
10pF

C2379
10pF

C2380
10pF

C2381
10pF

C2382
10pF

C2383
10pF

C2384
10pF

C2385
10pF

C2386
10pF

C2387
10pF

C2388
10pF

C2389
10pF

C2390
10pF

C2391
10pF

C2392
10pF

C2393
10pF

C2394
10pF

C2395
10pF

C2396
10pF

C2397
10pF

C2398
10pF

C2399
10pF

C2400
10pF

C2401
10pF

C2402
10pF

C2403
10pF

C2404
10pF

C2405
10pF

C2406
10pF

C2407
10pF

C2408
10pF

C2409
10pF

C2410
10pF

C2411
10pF

C2412
10pF

C2413
10pF

C2414
10pF

C2415
10pF

C2416
10pF

C2417
10pF

C2418
10pF

C2419
10pF

C2420
10pF

C2421
10pF

C2422
10pF

C2423
10pF

C2424
10pF

C2425
10pF

C2426
10pF

C2427
10pF

C2428
10pF

C2429
10pF

C2430
10pF

C2431
10pF

C2432
10pF

C2433
10pF

C2434
10pF

C2435
10pF

C2436
10pF

C2437
10pF

C2438
10pF

C2439
10pF

C2440
10pF

C2441
10pF

C2442
10pF

C2443
10pF

C2444
10pF

C2445
10pF

C2446
10pF

C2447
10pF

C2448
10pF

C2449
10pF

C2450
10pF

C2451
10pF

C2452
10pF

C2453
10pF

C2454
10pF

C2455
10pF

C2456
10pF

C2457
10pF

C2458
10pF

C2459
10pF

C2460
10pF

C2461
10pF

C2462
10pF

C2463
10pF

C2464
10pF

C2465
10pF

C2466
10pF

C2467
10pF

C2468
10pF

C2469
10pF

C2470
10pF

C2471
10pF

C2472
10pF

C2473
10pF

C2474
10pF

C2475
10pF

C2476
10pF

C2477
10pF

C2478
10pF

C2479
10pF

C2480
10pF

C2481
10pF

C2482
10pF

C2483
10pF

C2484
10pF

C2485
10pF

C2486
10pF

C2487
10pF

C2488
10pF

C2489
10pF

C2490
10pF

C2491
10pF

C2492
10pF

C2493
10pF

C2494
10pF

C2495
10pF

C2496
10pF

C2497
10pF

C2498
10pF

C2499
10pF

C2500
10pF

C2501
10pF

C2502
10pF

C2503
10pF

C2504
10pF

C2505
10pF

C2506
10pF

C2507
10pF

C2508
10pF

C2509
10pF

C2510
10pF

C2511
10pF

C2512
10pF




C2513
10pF

C2514
10pF

C2515
10pF

[illegible]

RC delay 1.8ms
 Soft start time:1.2ms
 Total delay time=1.97+1.8+1.2=4.97ms




Type		Delay time	C2332	R2324	R2360
RD5228890F5-2CTR	NMOS open drain	C2332*9.55(ms)	1nF	10K	DNP
SGM804-2.93VNSG/7R	CMOS	C2332*2.6(ms)	4.7nF	DNP	10K
CE8818C28M	NMOS	C2332*6.21(ms)	1nF	DNP	DNP

DDR Type	VCC_DDR Voltage	RU	RD
DDR3L	1.35V	150K	120K
DDR3	1.5V	150K	100K
DDR4	1.2V	150K	150K
LPDDR3	1.2V	150K	150K
LPDDR4	1.1V	150K	180K

Discrete Power for Camera


CAM_EN >>

VCC1V2_DVDD




Total delay time=1ms
SY8088AAC Soft start time is 1ms
About camra DVDD , if use BUCK supply for DVDD ,
it will cost less power consumption.

VCC2V8_AVDD




Total delay time=1ms

VCC1V8_DOVDD




RC delay time=1.02ms

Option: VCC1V2_DVDD




RC delay time=1.02ms

VCC2V8_AVDD



RC delay time=1.02ms






NOTE:
It's recommended to use DCDC for the DVDD and AVDD of
camera for saving power consumption of battery solution.


 Rockchip Electronics Co., Ltd			
Project:	RV1126_RV1109_REF		
File:	24.Discrete Power for Camera		
Date:	Tuesday, September 29, 2020	Rev:	V1.1
Designed by:	Yanhong.Li	Reviewed by:	<Checker>
		Sheet:	18 of 34

OTG_DP
OTG_DM
USB_CTRL
OTG_DET_1V8

J2600
USB20_micro
USB20Micro5_MU05_10MGF_T



USB2.0 OTG





 瑞芯微电子				Rockchip Electronics Co., Ltd			
Project:		RV1126_RV1109_REF					
File:		26.USB OTG					
Date:		Tuesday, September 29, 2020				Rev:	V1.1
Designed by:		Yanhong.Li	Reviewed by:		<Checker>	Sheet:	20 of 34

DDR3/DDR3L 2x16bit

Note:
This is DDR template<RV1126 RV1109 Template_DDR3P216SD4 V10 20200619>. 4 layers PCB.
If only need one pcs DDR, please must use U3000(lane0, lane2).
If need other template, please apply to RK.



Note: All the Power filter capacitors should be placed close to the power pins of DDR3




Close to DDR

VREF_DDR is from SOC pin M6.

DDR4 2x16bit

NOTE:
This is is DDR template<RV1126_RV1109_Template_DDR4P216DD6_V10_20200325>.Six layers PCB.
and shall not be adjusted or changed
Refer to the latest AVL for parts selection.


Note:
This is is DDR template<RV1126_RV1109_Template_DDR4P216DD6_V10_20200325>.Six layers PCB.
If only need one pcs DDR, please must use U3200(lane0,1ane2).



LPDDR4 1x32bit

NOTE:
The sequence of DQ shall be done according to the template and shall not be adjusted or changed
Refer to the latest AVL for parts selection.
It's recommended to use LPDDR4 in battery solution for saving power consumption.


Note:
This is DDR template<RV1126 RV1109_Template LP4S200P132SD6>. Six layers PCB.
If only need one pcs DDR, please must use U3200(lane0, lane2).



eMMC

NOTE:
Refer to the latest AVL for parts selection.

NOTE:
All the power filter capacitors should be placed close to the power pins of SOC.



U4000B KLMAG2GEAC BGA153_13R10X11R60XR00_2L											
		A7	E5	E8	G3	G10	K6	K7	P7	P10	
		REFU1	REFU2	REFU3	REFU4	REFU5	REFU6	REFU7	REFU8	REFU9	
A1	NC1									NC196	P14
A2	NC2									NC195	P13
A8	NC8									NC194	P12
A9	NC9									NC193	P11
A10	NC10									NC191	P9
A11	NC11									NC190	P8
A12	NC11									NC184	P2
A13	NC12									NC183	P1
A14	NC13										
	NC14									NC182	N14
B1	NC15									NC181	N13
B7	NC21									NC180	N12
B8	NC22									NC179	N11
B9	NC23									NC178	N10
B10	NC23									NC177	N9
B11	NC24									NC176	N8
B12	NC25									NC175	N7
B12	NC26									NC174	N6
B13	NC27									NC171	N3
B14	NC28									NC169	N1
C1	NC29										
C3	NC31									NC168	M14
C5	NC33									NC167	M13
C7	NC35									NC166	M12
C8	NC35									NC166	M11
C9	NC36									NC165	M10
C9	NC37									NC164	M9
C10	NC38									NC163	M8
C11	NC39									NC162	M7
C12	NC39									NC161	M6
C13	NC40									NC157	M3
C13	NC41									NC156	M2
C14	NC42									NC155	M1
D1	NC43										
D2	NC44										
D3	NC44										
D4	NC45									NC154	L14
D12	NC46									NC153	L13
D12	NC54									NC152	L12
D13	NC55									NC143	L3
D14	NC56									NC142	L2
										NC141	L1
E1	NC57										
E2	NC58									NC140	K14
E3	NC58									NC139	K13
E12	NC59									NC138	K12
E13	NC68									NC129	K3
E14	NC69									NC128	K2
	NC70									NC127	K1
F1	NC71										
F2	NC72										
F3	NC73									NC126	J14
F12	NC82									NC125	J13
F13	NC83									NC124	J12
F14	NC84									NC115	J3
										NC114	J2
G1	NC85									NC113	J1
G2	NC86										
G12	NC86										H14
G13	NC96									NC112	H13
G14	NC97									NC111	H12
	NC98									NC110	H3
										NC101	H2
										NC100	H1
										NC99	

Rockchip
瑞芯微电子

Project:	RV1126_RV1109_REF
-----------------	--------------------------



File:	40.Flash-eMMC Flash
--------------	----------------------------

Date:	Tuesday, September 29, 2020	Rev:	V1.1
-------	-----------------------------	------	------


Designed by:	Yanhong.Li	Reviewed by:	<Checker>	Sheet:	25 of 34
--------------	------------	--------------	-----------	--------	----------

NAND FLASH


NOTE:
Refer to the latest AVL for parts selection.
Only support SLC NAND



NOTE:
All the power filter capacitors should be placed close to the power pins of SOC.





NOTE:
Reserve testpoint for firmware update,
In the power on phase, if FLASH_D0= 0V,
the system will enter the maskROM mode

 瑞芯微电子		Rockchip Electronics Co., Ltd	
Project:	RV1126_RV1109_REF		
File:	41.Flash-Nand Flash		
Date:	Tuesday, September 29, 2020		Rev: V1.1
Designed by:	Yanhong.Li	Reviewed by:	<Checker>
Sheet:	26 of 34		

TF CARD






NOTE:
Place the SDMMC0_CLK resistor closed to SOC for better signal quality if long trace.
The resistor can deleted if trace is short.




SPI Flash

NOTE:
Refer to the latest AVL for parts selection.




 瑞芯微电子		Rockchip Electronics Co., Ltd	
Project:	RV1126_RV1109_REF		
File:	43.Flash-SPI Flash		
Date:	Tuesday, September 29, 2020		Rev: V1.1
Designed by:	Yanhong.Li	Reviewed by:	<Checker>
Sheet:		28 of 34	

CIF Camera Interface




Correspondence CIF data and BT1120/12bit/10bit/8bit CIF				
16bit CIF data	BT1120	12bit CIF camera	10bit CIF camera	8bit CIF camera
CIF_D0	BT1120_D0			
CIF_D1	BT1120_D1			
CIF_D2	BT1120_D2			
CIF_D3	BT1120_D3			
CIF_D4	BT1120_D4	D0		
CIF_D5	BT1120_D5	D1		
CIF_D6	BT1120_D6	D2	D0	
CIF_D7	BT1120_D7	D3	D1	
CIF_D8	BT1120_D8	D4	D2	D0
CIF_D9	BT1120_D9	D5	D3	D1
CIF_D10	BT1120_D10	D6	D4	D2
CIF_D11	BT1120_D11	D7	D5	D3
CIF_D12	BT1120_D12	D8	D6	D4
CIF_D13	BT1120_D13	D9	D7	D5
CIF_D14	BT1120_D14	D10	D8	D6
CIF_D15	BT1120_D15	D11	D9	D7





NOTE:
According to the current of the actual camera module,
evaluate whether the current output by LDO can meet
the requirement of two cameras using at the same time.
If not, please add LDO to supply power

NOTE:
There is also a group of pull-up for I2C1 on page 47.
Select one group.





DEFAULT: MIPI_CSI Interface
LVDS interface and mipicsi interface share pins,
only one of them can be selected at the same time.

MIPI-CSI_RX1 Interface



NOTE:
1.LVDS RX interfaces are pin to pin with MIPI_CSI_RX
2.IMX307/IMAX 327 must use 4 lane LVDS interface for HDR function.


MIPI-CSI_RX0 Interface




NOTE:
There is also a group of pull-up for I2C1 on page 45.
Select one group.

 瑞芯微电子		Rockchip Electronics Co., Ltd	
Project:	RV1126_RV1109_REF		
File:	47.VI-Camera_MIPI-CSI		
Date:	Tuesday, September 29, 2020		Rev: V1.1
Designed by:	Yanhong.Li	Reviewed by:	<Checker> Sheet: 30 of 34

Battery Solution: WIFI Module wake up





WIFI module		Crystal
AP6201	1T1R802.11b/g/n WIFI+BT5.0	37.4MHz
AP6203	1T1R802.11a/b/g/n WIFI+BT5.0	37.4MHz





Rockchip Electronics Co., Ltd

Project:	RV1126_RV1109_REF		
File:	62.WIFI Wakeup Function		
Date:	Tuesday, September 29, 2020	Rev:	V1.1
Designed by:	Yanhong.Li	Reviewed by:	<Checker>
Sheet:	32	of	34

SPK_MUTE
I2S0_MCLK_M0
I2S0_SCLK_TX_M0
I2S0_SDI0_M0
I2S0_LRCK_TX_M0
I2S0_SDO0_M0
I2C4_SCL_M1
I2C4_SDA_M1







Rockchip Electronics Co., Ltd

瑞芯微电子

Project:	RV1126_RV1109_REF		
File:	99.MARK/HOLE		
Date:	Tuesday, September 29, 2020	Rev:	V1.1
Designed by:	Yanhong.Li	Reviewed by:	<Checker>
		Sheet:	34 of 34