# RV1126\_RV1109\_BATTERY\_IPC\_SMARTBELL\_REF\_V10 Quick start solution

RV1126_RV1109 Main difference						
	RV1126	RV1109				
CPU	Quad A7	Dual A7				
NPU	2.0Tops	1.2Tops				
ISP	14M Pixel	5M Pixel				

Refer	ence Design Main Functions Introduction
Power	Discrete Power
RAM	EMMC/SLC NAND FLASH/SPI FLASH
ROM	DDR3L/DDR3/LPDDR4
Interface	SDMMC/SDIO/CIF/MIPI_DSI/MIPI_CSIO/ MIPI_CSI1/I2S/USB/ADC

Rockchip 瑞芯微电子			Rockchip Electronics Co., Ltd			
Project:	RV1126_	RV1109_F	REF			
File: 00.Cover Page						
Date:	Monday, Jul		Rev:	V1.0		
Designed by:	Yanhong.Li	Reviewed by:	<checker></checker>	Sheet:	1 of 34	

# **Table of Content**

Page01	00.Cover Page
Page02	01.Index and Notes
Page03	02.Revision History
Page04	03.Block Diagram
Page05	04.Power Sequence
Page06	05.I2C MAP
Page07	06.IO Power Domain Map
Page08	10.RV1126/1109 Power/GND
Page09	11.RV1126/1109 OSC/PLL/PMUIO
Page10	12.RV1126/1109_DRAM Controller
Page11	13.RV1126/1109_Flash/SD
Page12	14.RV1126/1109_USB Controller
Page13	15.RV1126/1109_SARADC
Page14	16.RV1126/1109_VideoInput
Page15	17.RV1126/1109_VideoOutput
Page16	18.RV1126/1109_Audio
Page17	23.Discrete Power for System
Page18	24.Discrete Power for Camera
Page19	25.Wakeup Power/Charge
Page20	26.USB OTG
Page21	30.RAM_DDR3_96P_2X16bit_DD6(option)
Page22	31.RAM_LPDDR3_178P
Page23	32.RAM_DDR4_96P_2X16bit(option)
Page24	33.RAM_LPDDR4_200P(option)
Page25	40.Flash_eMMC Flash
Page26	41.Flash_Nand Flash(option)
Page27	42.Flash-Micro-SD Card
Page28	43.Flash_SPI Flash(option)
Page29	45.VI-Camera_CIF
Page30	47.VI-Camera_MIPI-CSI
Page31	49.IRC/IR LED/Light sensor
Page32	62.WIFI Module
Page33	72.Audio Port
Page34	99.MARK

## **Index and Notes**

#### **Note**

NOTE 1:

**Component parameter description** 

- 1. DNP stands for component not mounted temporarily
- 2. If Value or option is DNP, which means the area is reserved without being mounted

NOTE 2:

Please use our recommended components to avoid too many changes. For more informations about the second source, please refer to our AVL.

# **Generate Bill of Materials**

Header:

Item\tPart\tDescription\tPCB Footprint\tReference\tQuantity\tOption

**Combined property string:** 

{Item}\t{Value}\t{Description}\t{PCB Footprint}\t{Reference}\t{Quantity}\t{Option}

# **Graphic Description**

	Note
	Option
1	Description




# **Revision History**


Version	Date	Author	Change Note	Approved		
V1.0	2020.07.13	Liyh	RV1126_RV1109_BATTERY_IPC_SMARTBELL_REF_V10			


Ro	ckchi 瑞芯微电		ckchip El	ectroni	cs Co., L	tc
Project:	RV1126_	RV1126_RV1109_REF				
File:	02.Revision History					
Date:	Monday, July 13, 2020		Rev:	V1.0		
Designed by:	Vanhona Li	Reviewed hy-	<checker></checker>	Sheet:	3 of 34	

Rock	kchit	Co	nfide	ntial



Rockchip 瑞芯微电子 Rockchip Electronics Co., Ltd RV1126\_RV1109\_REF Project: File: 03.Block Diagram Monday, July 13, 2020 V1.0 Sheet: 4 of 34 Yanhong.Li Reviewed by: <Checker> Designed by:





# The reference power on sequence of discrete power

Power Name	Power Channel	Time Slot	Default voltage	Supply Limit	Peak Current
VCC_0V8	LDO	Slot: 1	0.8V	0.5A	
VDD_LOGIC	BUCK	Slot: 2	0.8V	2.0A	1.75A
VDD_ARM	BUCK	Slot: 2	0.8V	1.0A	0.73A
VDD_NPU_VEPU	BUCK	Slot: 2	0.8V	3.0A	2.11A
VCC_1V8	LDO	Slot: 3	1.8V	2.0A	
VCC_DDR	BUCK	Slot: 4	1.2V	0.4A	
VCC_3V3	BUCK	Slot: 5	3.3V	2.0A	
VCCIO_SD	LDO(option)		3.3V	0.5A	
VCC1V8_DOVDD	LDO		1.8V	0.5A	
VCC1V2_DVDD	LDO		1.2V	0.5A	
VCC2V8_AVDD	LDO		2.8V	0.5A	
RESET		•	•		

NOTE:VCC\_DVDD and VCC\_AVDD according to camera sensor voltage

Ro	ckchi, 瑞芯微电		ckchip Ele	ctroni	cs Co., Ltd
Project:	RV1126_	RV1126_RV1109_REF  04.Power Sequence			
File:	04.Powe				
Date:	Monday, Jul	Monday, July 13, 2020			V1.0
Designed by:	Yanhong.Li	Reviewed by:	<checker></checker>	Sheet:	5 of 34

4 3 2

# **I2C MAP**

Port	Bus Name	Domain	Pull-up voltage	Slave Device	Slave Addr (MS 7Bits)	Slave Bus Capability	Note
I2C0	12C0_SCL 12C0_SDA	PMUIO1	VCC_3V3	BM8563	Read:0A3H, Write: 0A2H		
1200	I2CU_SDA		_	CW2015	Read:0XC5, Write: 0XC4		
I2C1	12C1_SCL 12C1_SDA	SCL VCCIO4	VCC_1V8	MIPI Camera			
12C1	I2C1_SDA			CIF Camera			
I2C4	I2C4_SCL_M1 I2C4_SDA_M1	VCCIO7	vcc_3v3	ES8311	0x18		
I2C5	I2C5_SCL_M0 I2C5_SDA_M0	VCCIO5_VDD	VCC_3V3	CM32181A3OP	0x48		

Rockchip 瑞芯微电子			Rockchip Electronics Co., Ltd			
Project:	RV1126_	RV1109_F	REF			
File:	05.I2C M	AP				
Date:	Monday, Jul	y 13, 2020		Rev:	V1.0	
Designed by:	Yanhong.Li	Reviewed by:	<checker></checker>	Sheet:	6 of 34	

# **IO Power Domain Map**

IO Domain	IO Group	Support of IO Voltage		Default Actual assigned IO Domain Voltage		Notes
		1.8V	3.3V	Net Name of Power Supply	Voltage	
PMUIO0	GPIO0A	<b>✓</b>	~	VCC_1V8	1.8V	
PMUIO1	GPIO0BC	<b>✓</b>	~	VCC_3V3	3.3V	
VCCIO1	GPIO0CD/GPIO1A	<b>✓</b>	~	VCCIO_FLASH	1.8V	GPIO0_B3/FLASH_VOL_SEL_pin defined as a set pin for VCCIO1.
VCCIO2	GPIO1AB	<b>✓</b>	~	VCCIO_SD	3.3V	
VCCIO3	GPIO1BCD	<b>~</b>	~	VCC_1V8	1.8V	
VCCIO4	GPIO1D/GPIO2A	<b>✓</b>	~	VCC_1V8	1.8V	
VCCIO5	GPIO2ABCD/GPIO3A	<b>✓</b>	~	VCC_3V3	3.3V	
VCCIO6	GPIO3ABC	<b>✓</b>	~	VCC_1V8	1.8V	
VCCIO7	GPIO3D/GPIO4A	<b>✓</b>	~	VCC_3V3	3.3V	

Rockchip Electronics Co., Ltd 端芯微电子


Project: RV1126\_RV1109\_REF


File: 06.IO Power Domain Map


Date: Monday, July 13, 2020 Rev: V1.0

Designed by: Yanhong,Li Reviewed by: <Checker> Sheet: 7 of 34

**Rockchip Confidential** 









Rockchip <sup>瑞芯微电子</sup>			ckchip El	ectroni	cs Co., Ltd
Project:	RV1126_	RV1109_R	EF		
File:	12.RV112	26/1109_DF	RAM Contro	ller	
Date:	Monday, July	y 13, 2020		Rev:	V1.0
Designed by:	Yanhong.Li	Reviewed by:	<checker></checker>	Sheet:	10 of 34

#### **EMMC/FLASH**



#### NOTE: All the power filter capacitors should be placed close to the power pins of SOC.






IUIE:				
LASH(VCCIO1)	nower domain	IO supply	configuration	nin:

Condition	VCCIO1 (VCCIO_FLASH)
FLASH_VOL_SEL=0	3.3V
FLASH_VOL_SEL=1	1.8V Default

#### SDMMC0/JTAG




#### SDMMC1/UART/I2S2



NOTE: All the power filter capacitors should be placed close to the power pins of SOC.

Rockchip <sup>瑞志微电子</sup>			Rockchip Electronics Co., Ltd			
Project:	RV1126_	RV1109_R	EF			
File:	13.RV112	26/1109_Fl	ash/SD			
Date:	Monday, July	Monday, July 13, 2020			V1.0	
Designed by:	Yanhong.Li	Reviewed by:	<checker></checker>	Sheet:	11 of 34	


# **USB Controller**




USB2.0 design rules:

- 1. Max intra-pair skew <4ps
- 2. Max trace length<6inchs
- 3. Max allowed via <6
- 4. Trace impedance 90ohm+/-10%
- 5. The distance between other signals follows the 3W rule.

Rackchip Rockchip Electronics Co., Ltd 瑞芯微电子 Project: RV1126\_RV1109\_REF File: 14.RV1126/1109\_USB Controller Monday, July 13, 2020 V1.0 Yanhong.Li Reviewed by: <Checker> 12 of 34 Designed by:




#### **CIF Interface**




BT1120 RX	DATA:CIF DATA[15:0] Y[0:7]:CIF DATA[8:15] Cb[0:7]:CIF DATA[0:7] CLOCK:CIF_CLKIN
12bit CIF camera	CameraCIF[12:0]:CIF_DATA[15:4] XCLK:CIF_CLKOUT PCLK:CIF_CLKIN HSYNC:CIF_HSYNC VSYNC:CIF_VSYNC
10bit CIF camera	CameraCIF[10:0]:CIF_DATA[15:6] XCLK:CIF_CLKOUT PCLK:CIF CLKIN HSYNC:CIF HSYNC VSYNC:CIF_VSYNC
8bit CIF camera	CameraCIF[8:0]:CIF_DATA[15:8] XCLK:CIF CLKOUT PCLK:CIF CLKIN HSYNC:CIF HSYNC VSYNC:CIF_VSYNC

#### **MIPI-CSI Interface**


MIPI\_CSI\_RXO and MIPI\_CSI\_RX1 power pins are adjacent, so they share a decoupling capacitor All the power filter capacitors should be placed close to the power pins of SOC.



#### I2C/SPI/MIPI-CLK



Ro	ckchi 瑞芯微电		Rockchip Electronics Co., Ltd			
Project:	RV1126_I	RV1109_R	EF			
File:	16.RV112	6/1109_Vi	deolnput			
Date:	Tuesday, Jul	y 14, 2020		Rev:	V1.0	
Designed by:	Yanhong.Li	Reviewed by:	<checker></checker>	Sheet:	14 of 34	



MIPI DSI TX0


MIPI\_DSI\_TXO\_DON
MIPI\_DSI\_TXO\_DIP
MIPI\_DSI\_TXO\_DIN
MIPI\_DSI\_TXO\_DIN
MIPI\_DSI\_TXO\_D2P
MIPI\_DSI\_TXO\_D2N
MIPI\_DSI\_TXO\_D3P
MIPI\_DSI\_TXO\_D3N

MIPI\_DSI\_TXO\_AVDD\_0V8 G15


G15 connect to VCC\_1V8

If use MIPI DSI ,E18 connct to VCC\_OV8,


BT1120 TX	DATA:LCDC_DATA[15:0] Y[0:7]:LCDC_DATA[8:15] Cb[0:7]:LCDC_DATA[0:7] CLOCK:LCDC_CLK
6bit Serial RGB	DATA:LCDC DATA[5:0] CLOCK:LCDC CLK HSYNC:LCDC HSYNC VSYNC:LCDC VSYNC DE:LCDC_DEN
8bit Serial RGB	DATA:LCDC DATA[7:0] CLOCK:LCDC CLK HSYNC:LCDC-HSYNC VSYNC:LCDC-VSYNC DE:LCDC_DEN
16bit Parallel RGB(RGB656)	R[4:0]:LCDC_DATA[15:11] G[5:0]:LCDC_DATA[10:5] B[4:0]:LCDC_DATA[4:0] CLOCK:LCDC_TLK HSYNC:LCDC_HSYNC VSYNC:LCDC_VSYNC DE:LCDC_DEN
18bit Parallel RGB(RGB666)	R[5:0]:LCDC_DATA[17:12] G[5:0]:LCDC_DATA[11:6] B[5:0]:LCDC_DATA[5:0] CLOCK:LCDC_DATA[5:0] CLOCK:LCDC_TATA[5:0] CLOCK:LCDC_TATA[5:0] CLOCK:LCDC_TATA[5:0] DE:LCDC_DEN
24bit Parallel RGB(RGB888)	R[7:0]:LCDC_DATA[23:16] G[7:0]:LCDC_DATA[15:8] B[7:0]:LCDC_DATA[7:0] CLOCK:LCDC_DATA[7:0] CLOCK:LCDC_DATA[7:0] CLOCK:LCDC_DATA[7:0] CLOCK:LCDC_DATA[7:0] DE:LCDC_DEN











Rockchip Electronics Co., Ltd Project: RV1126\_RV1109\_REF File: 18.RV1126/1109\_Audio Date: Monday, July 13, 2020 Rev: V1.0 Designed by: Yanhong.Li Reviewed by: <Checker> Sheet: 16 of 34

































### **CIF Camera Interface**



16bit CIF data	BT1120	12bit CIF camera	10bit CIF camera	8bit CIF
CIF_DO	BT1120_D0		Ĭ.	2
CIF_D1	BT1120_D1		3	*
CIF_D2	BT1120_D2			0
CIF_D3	BT1120_D3			10
CIF_D4	BT1120_D4	D0		
CIF_D5	BT1120_D5	D1		
CIF_D6	BT1120_D6	D2	DO	25
CIF_D7	BT1120_D7	D3	D1	# · · · · · · · · · · · · · · · · · · ·
CIF_D8	BT1120_D8	D4	D2	D0
CIF_D9	BT1120_D9	D5	D3	D1
CIF_D10	BT1120_D10	D6	D4	D2
CIF_D11	BT1120_D11	D7	D5	D3
CIF_D12	BT1120_D12	D8	D6	D4
CIF_D13	BT1120_D13	D9	D7	D5
CIF_D14	BT1120_D14	D10	D8	D6
CIF_D15	BT1120_D15	D11	D9	D7

#### NOTE:

According to the current of the actual camera module, evaluate whether the current output by LDO can meet the requirement of two cameras using at the same time. If not, please add LDO to supply power

NOTE:
There is also a group of pull-up for I2C1 on page 47.
Select one group.

R4501
2.2K
5%
R0402
1
12C1\_SCL
12C1\_SDA

VCC1V8 DOVDD

Rockchip Electronics Co., Ltd.						
Project:	RV1126_RV1109_REF					
File:	45.VI-Ca	45.VI-Camera_CIF				
Date:	Monday, Jul	y 13, 2020		Rev:	V1.0	
Designed by:	Yanhong.Li	Reviewed by:	<checker></checker>	Sheet:	29 of 34	

