RV1126_RV1109 Reference Design

RV1126_RV1109_IPC_ENTRANCEGATE_REF_V13

	RV1126_RV1109 Main	difference
	RV1126	RV1109
CPU	Quad A7	Dual A7
NPU	2.0Tops	1.2Tops
ISP	14M Pixel	5M Pixel

Reference Design Main Functions Introduction						
Power	RK809-2 +1DCDC or Discrete Power					
RAM	EMMC/SLC NAND FLASH/SPI FLASH					
ROM	DDR3L/DDR3/LPDDR3/LPDDR4					
Interface	SDMMC/SDIO/MAC/LCD/CIF/MIPI_DSI/MIPI_CSI0/ MIPI_CSI1/LVDS0/LVDS1/I2S/PDM/USB/ADC					

Rockchip 瑞芯微电子			Rockchip Electronics Co., I				
Project: RV1126_RV1109_IPC_ENTRANCEGATE							
File:	00.Cove	r Page					
Date:	Wednesday, January 20, 2021			Rev:	V1.3		
Designed by:	Yanhong.Li	Reviewed by:	<checker></checker>	Sheet:	1 of 54		

Rockchip Confidential

Table of Content

Page01	00.Cover Page
Page02	01.Index and Notes
Page03	02.Revision History
Page04	03.IPC Block Diagram
Page05	04.Entrancegate Block Diagram
Page06	05.PMIC Power Diagram
Page07	06.Discrete Power Diagram
Page08	07.I2C MAP
Page09	08.IO Power Domain Map
Page10	09.Schematic instructions
Page11	10.RV1126/1109 Power/GND
Page12	11.RV1126/1109 OSC/PLL/PMUIO
Page13	12.RV1126/1109_DRAM Controller
Page14	13.RV1126/1109_Flash/SD
Page15	14.RV1126/1109_USB Controller
Page16	15.RV1126/1109_SARADC
Page17	16.RV1126/1109_VideoInput
Page18	17.RV1126/1109_VideoOutput
Page19	18.RV1126/1109_Audio
Page20	20.Power_DC IN
Page21	21.Power_PMIC RK809-2
Page22	22.POE Power Input
Page23	23.Discrete Power for System
Page24	24.Discrete Power for Camera
Page25	25.Power of IRCamera(GATE)
Page26	26.USB Host
Page27	27.USB OTG
Page28	30.RAM_DDR3_96P_2X16bit
Page29	31.RAM_LPDDR3_178P(option)
Page30	32.RAM_DDR4_96P_2X16bit(option)
Page31	33.RAM_LPDDR4_200P(option)
Page32	40.Flash_eMMC Flash
Page33	41.Flash_Nand Flash(option)
Page34	42.Flash-Micro-SD Card
Page35	43.Flash_SPI Flash(option)
Page36	45.VI-Camera_CIF
Page37	46.VI-Camera_MIPI-CSI/Sub-LVDS
Page38	47.Dual 2Lanes Camera(IR+RGB)
Page39	48.Dual 4Lanes Camera(IR+RGB)
Page40	49.IRC/Motor Driver(IPC)
Page41	50.light sensor
Page42	51.LED Driver
Page43	55.LCD(GATE)
Page44	60.WIFI/BT-SDIO_1T1R+UART
Page45	61.WIFI RK912(option)
Page46	67.Ethernet-EPHY_RMII
Page47	68.Ethernet-GEPHY_RGMII(option)
Page48	70.Audio1(MIC/SPK/NO LOOPBACK)
Page49	71.Audio(one MIC+RK809-2+ADC)
Page50	72.Audio(dual MIC+RK809-2+ADC)
Page51	73.Audio3(Discrete solution)
Page52	75.Wiegand/12V-Input(GATE)
Page53	97.RS485 (GATE)
Page54	99.MARK

Index and Notes

Note

NOTE 1:

Component parameter description

1. DNP stands for component not mounted temporarily

2. If Value or option is DNP, which means the area is reserved without being mounted

NOTE 2:

Please use our recommended components to avoid too many changes. For more informations about the second source, please refer to our AVL.

Generate Bill of Materials


Header:

Item\tPart\tDescription\tPCB Footprint\tReference\tQuantity\tOption

Combined property string:

{Item}\t{Value}\t{Description}\t{PCB Footprint}\t{Reference}\t{Quantity}\t{Option}

Graphic Description



Rockchip Electronics Co., Ltd 端芯微电子

Project: RV1126_RV1109_IPC_ENTRANCEGATE

File: 01.Index and Notes

Date: Wednesday, January 20, 2021 Rev: V1.3

Designed by: Yanhong,Li Reviewed by: <Checker> Sheet: 2 of 54


Rockchip Confidential

Revision History


Version	Date	Author	Change Note	Approved
V1.0	2020.04.09	Liyh	IPC REF Design V1.0 for RV1126_RV1109	
V1.1	2020.06.26	Liyh	IPC REF Design V1.1 for RV1126_RV1109 Update: 1.Add usb circuit for improving compability 2.Replace DDR3 template 3.Update some notes	
V1.2	2020.11.02	Liyh	IPC REF Design V1.2 for RV1126_RV1109 Update: 1. Add discrete power solution. 2. Add the discrete CODEC IC solution. 3. Change the IRCUT, PAN/TILT Driver.	
V1.3	2021.01.20	Liyh	IPC and Entrance gate REF Design V1.3 for RV1126_RV1109 Update: 1. Add the funtions of Entrance gate 2. The voltage of logic is raised to 0.825v. 3. Add ADC ES7202 to realize the following two functions: 1). Realize the function of single differential mic and differential loopback for RK809-2 power solution. 2). Realize the function of double differential mic and differential loopback for RK809-2 power solution. 4.The reference drawing of Entrance gate and IPC are combined into one schematic. The previously released reference schematic of Entrance gate will stop updating. For the Entrancel gate solution, please refer to this schematic. 5.Add a page of schematic instructions to explain that IPC and gate solution can select the corresponding schematic quickly.	

Ro	 		Rockchip Electronics Co					
Project:	RV1126_	RV1109_I	PC_ENTR/	ANCEG	ATE			
File:	02.Revis	ion Histor	у					
Date:	Monday, January 25, 2021			Rev:	V1.3			
Designed by:	Yanhong.Li	Reviewed by:	<checker></checker>	Sheet:	3 of 54			

	L			
KUCI	(CIII	p co	mina	ential



4 3



Rockchip ^{瑞芯微电子} Rockchip Electronics Co., Ltd RV1126_RV1109_IPC_ENTRANCEGATE Project: File: 04.Entrancegate Block Diagram Rev: Wednesday, January 20, 2021 V1.3 Sheet: 5 of 54 Yanhong.Li Reviewed by: <Checker> Designed by:


PMIC Power Diagram VCC5V0 SYS VDD LOGIC SY8089AAC VDD of LOGIC RK809-2 VDD_NPU_VEPU VCC1 BUCK1 NPU_VEPU VDD_ARM VCC2 BUCK2 CPU VCC_DDR VCC3 BUCK3 DDRPHY and DDR VCC3V3 SYS VCC4 BUCK4 PMUIO2/SWOUT2/WIFI/Gsensor/LCD panel(option) USB_AVDD_0V8 VCC 0V8 LDO1 MIPI_CSI_RX_AVDD_0V8 MIPI_DSI_TX_AVDD_0V8 PMUIO_VDD_1V8 VCC BUCK5 VCC5 VCC1V8 PMU LDO2 PMUIOO_VDD VCC0V8_PMU PMUIO_VDD_0V8 LDO3 USB_AVDD_1V8 MIPI_CSI_RX_AVDD_1V8 VCC 1V8 LDO4 MIPI_DSI_TX_AVDD_1V8 VCC BUCK5 ADC_AVDD_1V8 VCC6 VCC1V8_DOVDD LDO5 CIF CAMERA/MIPI CAMERA eMMC/SPI Flash CIF VCC_DVDD LDO6 CIF CAMERA/MIPI CAMERA SDIO SYS CODEC VCC_AVDD LDO7 CIF CAMERA/MIPI CAMERA VCC5V0 VCCIO_SD VCC7 LD08 TF CARD/SD PHY VCC3V3_SD LDO9 TF CARD VCC_5V0 2.1A SWOUT1 USB2.0 BUCK4 (VCC3V3 SYS) VCC 3V3 MAC_PHY 2.1A SWOUT2 VCC BUCK5 VCC5/VCC6 BUCK5 VCCRTC EXT EN SY8113B 5V/3A USB 5V Input VCC_12V (option) Input 12V/2A POE Power 12V/1A(option)

The reference power on sequence of RK809-2 and discrete BUCK

Power Name	PMIC Channel	Time (step=2ms)	Default voltage	Supply Limit	Default ON/OFF	Sleep ON/OFF	Peak Current
VCC BUCK5	RK809-2 BUCK5	Slot: 1	2.2V	2.5A	ON	ON	
VCCOV8 PMU	RK809-2 LD03	Slot: 2	0.8V	0.1A	ON	ON	
VCC 0V8	RK809-2 LD01	Slot: 2	0.8V	0.4A	ON	OFF	
VDD_ARM	RK809-2 BUCK2	Slot: 2	0.8V	2.5A	ON	OFF	0.73A@1.8GHz
VDD_NPU	RK809-2 BUCK1	Slot: 2	0.8V	2.0A	ON	OFF	1.34A@934MHz
VDD_VEPU	RK809-2 BUCK1	Slot: 2	0.8V	2.0A	ON	OFF	0.77A@700MHz
VDD_LOGIC	Ext(SY8089AAC)	Slot 1+3ms	0.8V	2.5A	ON	ON	1.75A
VCC_DDR	RK809-2 BUCK3	Slot: 3	1.5V	1.5A	ON	ON	
VCC1V8_PMU	RK809-2 LD02	Slot: 3	1.8V	0.4A	ON	ON	
VCC_1V8	RK809-2 LD04	Slot: 3	1.8V	0.4A	ON	OFF	
VCC3V3_SYS	RK809-2 BUCK4	Slot: 4	3.3V	1.5A	ON	ON	
VCC_3V3	RK809-2 SWOUT2	Slot: 4	3.3V	1.5A	ON	OFF	
VCCIO_SD	RK809-2 LD08	Slot: 4	3.3V	0.4A	ON	OFF	
VCC3V3_SD	RK809-2 LD09	Slot: 4	3.3V	0.4A	ON	OFF	
VCC1V8_DOVDD	RK809-2 LD05		1.8V	0.4A	OFF	OFF	
VCC_DVDD	RK809-2 LD06		1.2V	0.4A	OFF	OFF	
VCC_AVDD	RK809-2 LD07		2.8V	0.4A	OFF	OFF	
VCC5V0_HOST	RK809-2 SWOUT1		5V	2.1A	ON	OFF	
RESET	RK809-2 sent out R	eset signal fo	r soc(SLOT	:5(10ms))			

Ro	c kchi 瑞芯微电		Rockchip Electronics Co., Ltd				
Project: RV1126_RV1109_IPC_ENTRANCEGATE							
File: 05.PMIC Power Diagram							
Date:	Wednesday, January 20, 2021		Rev:	V1.3			
Davisson Inc.	V1:		Chart	6 4 54			

Power Diagram



The reference power on sequence of discrete power

Power Name	Power Channel	the requirement of power on sequence	Default voltage	Supply Limit	Peak Current
VCC_0V8	LDO	1	0.8V	0.5A	
VDD_LOGIC	BUCK	2	0.8V	2.0A	1.75A
VDD_ARM	BUCK	2	0.8V	1.0A	0.73A
VDD_NPU_VEPU	BUCK	2	0.8V	3.0A	2.11A
VCC_1V8	LDO	3	1.8V	0.5A	
VCC_DDR	BUCK	4	1.1V/1.2V/1.35V/1.5V	2.0A	
VCC_3V3	BUCK or Switch	5	3.3V	2.0A	
VCC1V8_DOVDD	LDO		1.8V	0.5A	
VCC1V2 DVDD	LDO		1.2V	0.5A	
VCC2V8_AVDD	LDO		2.8V	0.5A	
RESET					

NOTE:VCC_DVDD and VCC_AVDD according to camera sensor voltage

Ro	ckchi 瑞芯微电		ckchip Ele	ectroni	cs Co., Ltd	
Project:	Project: RV1126_RV1109_IPC_ENTRANCEGATE					
File:	06.Discr	ete Power	Diagram			
Date:	Wednesday	, January 20, 2021		Rev:	V1.3	
Designed by:	Yanhong.Li	Reviewed by:	<checker></checker>	Sheet:	7 of 54	

I2C MAP

F	Port	Pin Name	Domain	Bus Name	Pull-up voltage	Slave Device	Slave Addr (MS 7Bits)	Slave Bus Capability	Note
I	2C0	I2CO_SCL/GPIOO_B4_u I2CO_SDA/GPIOO_B5_u	PMUIO1	I2CO_SCL_PMIC I2CO_SDA_PMIC	VCC3V3_SYS	RK809-2	0x20		PMIC
	2C1	I2C1_SCL/GPI01_D3_u I2C1_SDA/GPI01_D2_u	VCCIO4	I2C1_SCL I2C1_SDA	VCC1V8_DOVDD				CIF camera
									MIPI camera
I	2C2	I2C2_SCL/GPI00_C2_d I2C2_SDA/GPI00_C3_d	PMUIO1	I2C2_SCL I2C2_SDA	VCC3V3_SYS	RTC			
I	2C4	I2C4_SCL_M1/GPI04_A0_d I2C4_SDA_M1/GPI04_A1_d	VCCIO7	I2C4_SCL I2C4_SDA	vcc_3v3/vcc_1v8	3.3V:ES8311 1.8V:ES7202			
I	2C5	I2C5_SCL_M0/GPI02_A5_d I2C5_SDA_M0/GPI02_B3_d	VCCIO5	I2C5_SCL I2C5_SDA	VCC_3V3	MS32006 CM32181A30P			

Rockchip Electronics Co., Ltd 端芯微电子

Project: RV1126_RV1109_IPC_ENTRANCEGATE

File: 07.I2C MAP

Date: Wednesday, January 20, 2021 Rev: V1.3

Designed by: Yanhong.Li Reviewed by: <Checker> Sheet: 8 of 54

Rock	kchin	Confid	lential
NUCI	CIIIP	Commu	Cilliai

IO Power Domain Map

10		Suppo IO Vo	ort of Itage	Defa IO D	ult Actual assigned omain Voltage		Notes
Domain	IO Group	1.8V	3.3V	Net Name of Power Supply	Power Source	Voltage	Notes
PMUIO0	GPIO0A	✓	✓	VCC1V8_PMU	RK809-2_LDO2	1.8V	
PMUIO1	GPIO0BC	✓	~	VCC3V3_SYS	RK809-2_BUCK4	3.3V	
VCCIO1	GPIO0CD/GPIO1A	✓	>	VCCIO_FLASH	RK809-2_LDO4	1.8V	GPIOO_B3/FLASH_VOL_SEL pin defined as a set pin for VCCIO1 voltage.
VCCIO2	GPIO1AB	~	>	VCCIO_SD	RK809-2_LD08	3.3V	
VCCIO3	GPIO1BCD	~	>	VCCIO3_VDD	RK809-2_LDO4	1.8V	
VCCIO4	GPIO1D/GPIO2A	~	>	VCCIO4_VDD	RK809-2_LDO4	1.8V	
VCCIO5	GPIO2ABCD/GPIO3A	~	>	VCCIO5_VDD	RK809-2_SWOUT2	3.3V	
VCCIO6	GPIO3ABC	~	>	VCCIO6_VDD	RK809-2_LDO4	1.8V	
VCCIO7	GPIO3D/GPIO4A	~	~	VCCIO7_VDD	RK809-2_LDO4	1.8V	

Ro	ckchi 瑞芯微电		ckchip El	ectroni	cs Co., Li	ic
Project:	RV1126_	RV1109_I	PC_ENTR	ANCEG	ATE	
File:	08.IO Po	08.IO Power Domain Map				
Date:	Wednesday, January 20, 2021			Rev:	V1.3	
Designed by:	Yanhong Li	Reviewed by:	<checker></checker>	Sheet:	9 of 54	

Rockchip Confidential

Example:IPC + PMIC RK809-2 Solution Table of Content

Page01	00.Cover Page
Page02	01.Index and Notes
Page03	02.Revision History
Page04	03.IPC Block Diagram
Page05	
Page06	05.PMIC Power Diagram
Page07	
Page08	07.I2C MAP
Page09	08.IO Power Domain Map
Page10	09.Schematic instructions
Page11	10.RV1126/1109 Power/GND
Page12	11.RV1126/1109 OSC/PLL/PMUIO
Page13	12.RV1126/1109_DRAM Controller
Page14	13.RV1126/1109_Flash/SD
Page15	14.RV1126/1109_USB Controller
Page16	15.RV1126/1109_SARADC
Page17	16.RV1126/1109_VideoInput
Page18	17.RV1126/1109_VideoOutput
Page19	18.RV1126/1109_Audio
Page20	20.Power_DC IN
Page21	21.Power_PMIC RK809-2
Page22	22.POE Power Input
Page23	
Page24	
Page25	0.5
Page26	26.USB Host
Page27	27.USB OTG
Page28	30.RAM_DDR3_96P_2X16bit
Page29	
Page30	
Page31	40 Elash -MMC El'
Page32	40.Flash_eMMC Flash
Page33 Page34	42 Flack Migra CD Card
	42.Flash-Micro-SD Card
Page35 Page36	
Page35 Page37	46.VI-Camera MIPI-CSI/Sub-LVDS
Page3/ Page38	
Page38 Page39	
Page39 Page40	49.IRC/Motor Driver(IPC)
Page41	50.light sensor
Page42	50.11ght sensor 51.LED Driver
Page43	11.222 211.01
Page44	60.WIFI/BT-SDIO 1T1R+UART
Page45	JJ.HIII, DI DDIO_IIIN, OHNI
Page46	67.Ethernet-EPHY RMII
Page 47	
Page48	70.Audio1(MIC/SPK/NO LOOPBACK)
Page 49	, , ======
Page50	
Page51	
Page52	
Page53	
Page54	99.MARK
y	

Example: IPC+ Discrete Solution Table of Content

1	or content	
Page01	00.Cover Page	
Page02	01.Index and Notes	
Page03	02.Revision History	
Page04	03.IPC Block Diagram	
Page05		
Page06		
Page07	06.Discrete Power Diagram	
Page08	07.12C MAP	
Page09	08.IO Power Domain Map	
Page10	09.Schematic instructions	
Page11	10.RV1126/1109 Power/GND	
Page12	11.RV1126/1109 OSC/PLL/PMUIO	
Page13	12.RV1126/1109 DRAM Controller 13.RV1126/1109 Flash/SD	_
Page14		
Page15 Page16	14.RV1126/1109 USB Controller 15.RV1126/1109 SARADC	
Page17	16.RV1126/1109_SARADC 16.RV1126/1109_VideoInput	
Page17 Page18	17.RV1126/1109_VideoUnput	
Page19	18.RV1126/1109_V1de00utput	_
Page20	20. Power DC IN	_
Page21	ZU.FOWEI_DC IIV	_
Page22	22.POE Power Input	_
Page23	23.Discrete Power for System	_
Page24	24.Discrete Power for Camera	_
Page25		_
Page26	26.USB Host	_
Page27	27.USB OTG	_
Page28	30.RAM DDR3 96P 2X16bit	_
Page29		_
Page30		_
Page31		_
Page32	40.Flash eMMC Flash	_
Page33	_	_
Page34	42.Flash-Micro-SD Card	_
Page35		
Page36		
Page37	46.VI-Camera_MIPI-CSI/Sub-LVDS	
Page38		
Page39		
Page40	49.IRC/Motor Driver(IPC)	
Page41	50.light sensor	
Page42	51.LED Driver	
Page43		
Page44	60.WIFI/BT-SDIO_1T1R+UART	
Page45		
Page46	67.Ethernet-EPHY_RMII	
Page47		
Page48		
Page49		
Page50		
Page51	73.Audio3(Discrete solution)	
Page52		
Page53		
Page54	99.MARK	
	· · · · · · · · · · · · · · · · · · ·	

Example:Entrance Gate + PMIC RK809-2 Solution Table of Content


Iable	or Content	
Page01	00.Cover Page	
Page02	01.Index and Notes	
Page03	02.Revision History	
Page04		
Page05	04.Entrancegate Block Diagram	
Page06	05.PMIC Power Diagram	
Page07		
Page08	07.I2C MAP	
Page09	08.IO Power Domain Map	
Page10	09.Schematic instructions	
Page11	10.RV1126/1109 Power/GND	
Page12	11.RV1126/1109 OSC/PLL/PMUIO	
Page13	12.RV1126/1109_DRAM Controller	
Page14	13.RV1126/1109_Flash/SD	
Page15	14.RV1126/1109_USB Controller	
Page16	15.RV1126/1109_SARADC	
Page17	16.RV1126/1109_VideoInput	
Page18	17.RV1126/1109_VideoOutput	
Page19	18.RV1126/1109_Audio	
Page20	20.Power_DC IN	
Page21	21.Power_PMIC RK809-2	
Page22	22.POE Power Input	
Page23		
Page24		
Page25	25.Power of IRCamera(GATE)	
Page26	26.USB Host	
Page27	27.USB OTG	
Page28	30.RAM_DDR3_96P_2X16bit	
Page29		
Page30		
Page31		
Page32	40.Flash_eMMC Flash	
Page33	40 T1 1 W' 0D 0 1	_
Page34	42.Flash-Micro-SD Card	
Page35		
Page36		_
Page37	47 Du-1 21 C (ID (DCD)	_
Page38	47.Dual 2Lanes Camera(IR+RGB)	_
Page39		
Page 40	50.light sensor	
Page41 Page42	51.LED Driver	_
		_
Page 43	55.LCD(GATE) 60.WIFI/BT-SDIO 1T1R+UART	_
Page44 Page45	UU.WIFI/BI-SDIU_ITIK+UAKI	_
	67 Fthornot-FDUV PMII	
Page 46	67.Ethernet-EPHY_RMII	_
Page 47		_
Page 48	71 Audio (one MICIEKOGO 21ADC)	_
Page 49	71.Audio(one MIC+RK809-2+ADC)	
Page50		
Page51	7F Mi1/10H T1/CAME)	_
Page52	75.Wiegand/12V-Input (GATE)	_
Page53 Page54	97.RS485 (GATE) 99.MARK	


Rockchip Confidential


4

2

2








Ra	ckchi 瑞芯微电		Rockchip Electronics Co., Ltd				
Project:	RV1126_	RV1109_IP	9_IPC_ENTRANCEGATE				
File:	12.RV112	6/1109_DF	RAM Control	ler			
Date:	Wednesday,	January 20, 202	1	Rev:	V1.3		
Designed by:	Yanhong.Li	Reviewed by:	<checker></checker>	Sheet:	13 of 54		

EMMC/FLASH




All the power filter capacitors should be placed close to the power pins of SOC.


(VCCIO FLASH)

1.8V Default






SDMMC0/JTAG




SDMMC1/UART/I2S2



All the power filter capacitors should be placed close to the power pins of SOC.


Ra	ckchi 瑞芯微电		ckchip Ele	ctroni	cs Co., Ltd
Project:	RV1126_I	RV1109_IP	C_ENTRAN	CEGAT	E
File:	13.RV112	6/1109_Fla	sh/SD		
Date:	Wednesday,	January 20, 202	1	Rev:	V1.3
Designed by:	Yanhong.Li	Reviewed by:	<checker></checker>	Sheet:	14 of 54

USB Controller





USB2.0 design rules:


- 1. Max intra-pair skew <4ps
- 2. Max trace length<6inchs
- 3. Max allowed via <6
- 4. Trace impedance 90ohm+/-10%
- 5. The distance between other signals follows the 3W rule.


















MIPI-DSI Interface





Ro	ckchi 瑞芯微电		ckchip Ele	ectroni	cs Co., Ltd
Project: RV1126_RV1109_IPC_ENTRANCEGATE					
File: 17.RV1126/1109_VideoOutput Interface					
Date:	Wednesday, January 20, 2021 Rev: V1.3				
Designed by:	Yanhong.Li	Reviewed by:	<checker></checker>	Sheet:	18 of 54
















































CIF Camera Interface



16bit CIF data	BT1120	12bit CIF	10bit CIF	8bit CIF
CIF_DO	BT1120_D0	1	Ť	
CIF_D1	BT1120_D1	*************************************		i.
CIF_D2	BT1120_D2	26	30	8
CIF_D3	BT1120_D3			
CIF_D4	BT1120_D4	D0		60
CIF_D5	BT1120_D5	D1		
CIF_D6	BT1120_D6	D2	DO	
CIF_D7	BT1120_D7	D3	D1	
CIF_D8	BT1120_D8	D4	D2	D0
CIF_D9	BT1120_D9	D5	D3	D1
CIF_D10	BT1120_D10	D6	D4	D2
CIF_D11	BT1120_D11	D7	D5	D3
CIF_D12	BT1120_D12	D8-	D6	D4
CIF_D13	BT1120_D13	D9	D7	D5
CIF_D14	BT1120_D14	D10	D8	D6
CIF_D15	BT1120_D15	D11	D9	D7


NOTE:

According to the current of the actual camera module, evaluate whether the current output by LDO can meet the requirement of two cameras using at the same time. If not, please add LDO to supply power

Ro	ckchi 瑞芯微电		ckchip Ele	ctroni	cs Co., Ltd
Project:	RV1126_	RV1109_I	PC_ENTRA	NCEG	ATE
File:	45.VI-Ca	mera_CIF			
Date: Wednesday, January			21	Rev:	V1.3
Designed by:	Yanhong.Li	Reviewed by:	<checker></checker>	Sheet:	36 of 54


4 3 2

2



Entrance Gate Solution

2 lane Dual MIPI Camera




NOTE:

- 1. IMX307/IMAX 327 must use LVDS interface.
- 2.Pls. pay attention to the I2C address of sensors, don't use the same I2C address for two sensors.
- 3. About the pin FYNC_IN, pls. connect OR resistor first, and then connect to the PWM pin of soc.
- 4. LVDSO interfaces and MIPI_CSI_RXO interfaces are mutiplex.

 The two interfaces cannot be used at the same time.


 It is the same rule for LVDS1 and MIPI CSI RX1.
- 5. If there are only two lanes need to used, pls.use lane0 and lane1.
- 6.The DOVDDs are combined for the sensor module recommended by RK, such as OV2718+GC2053,IMX307+GC2053. But If anothor two sensor modules are used the DOVDDs are recommended to separate for the reason of power on sequence. It is needed to refine the pins of dual camera module.
- 7. The AVDDs of IR camera and RGB camera are needed to supply power separatey. It's same rule for DVDD.



Entrance Gate Solution 1. IMX307/IMAX 327 must use LVDS interface. 2. Pay attention to the I2C address of sensors, 4 lane dual LVDS/MIPI Camera don't use the same I2C address for two sensors. 3. About the pin FYNC IN, pls. connect OR resistor first, and then connect to the PWM pin of soc. 4. LVDS0 interfaces and MIPI CSI RX0 interfaces are mutiplex. FPC50 OR5 The two interfaces cannot be used at the same time. It is the same rule for LVDS1 and MIPI CSI RX1. OVCCAVDD IR IR AVDD OVCCAVDD RGB RGB AVDD 5. If there are only two lanes need to used, pls.use lane0 and lane1. MIPI-CSI/Sub-LVDS PWDN0 IR PWDN MIPI-CSI/Sub-LVDS_RST0 I2C1_SCL IR RESET I2C SCL 6. The DOVDDs are combined for the sensor module recommended by RK, **≪** ≫12C1_sda I2C SDA such as OV2718+GC2053, IMX307+GC2053. But If anothor two sensor modules are used, GND the DOVDDs are recommended to separate for the reason of power on sequence. MIPI-CSI/Sub-LVDS CLK0 IR MCLK It is needed to refine the pins of dual camera module. GND0 ->> MIPI-CSI/Sub-LVDS RX0 CLKP IR MCP ->> MIPI-CSI/Sub-LVDS_RX0 CLKN IR MCN 7. The AVDDs of IR camera and RGB camera are needed to supply power separatey. GND1 ->>MIPI-CSI/Sub-LVDS RX0 D0P It's same rule for DVDD. IR MDP0 14 MIPI-CSI/Sub-LVDS RX0 D0N IR MDN0 GND2 16 ->> MIPI-CSI/Sub-LVDS RX0 D1P IR MDP1 IR MDN1 ->>MIPI-CSI/Sub-LVDS RX0 D1N GND3 VCCAVDD IR VCCAVDD RGB VCC1V8 DOVDD 19 ->> MIPI-CSI/Sub-LVDS RX0 D2P IR MDP2 20 MIPI-CSI/Sub-LVDS RX0 D2N IR MDN2 GND4 22 IR MDP3 MIPI-CSI/Sub-LVDS RX0 D3P C4801 C4803 C4800 C4802 C4809 MIPI-CSI/Sub-LVDS RX0 D3N IR MDN3 100nF 10uF 100nF 10uF 100nF 24 GND5 R4802 1 QR 5 2 R0402 DNP FSYNC_IN_PWM11_ X5R X5R DOVDD 1V8 6.3V 6.3V 6.3V 6.3V 6.3V FYNC IN C0402 C0603 C0402 C0603 C0402 27 OVCCDVDD IR IR DVDD OVCCDVDD RGB RGB DVDD MIPI-CSI/Sub-LVDS PWDN1 RGB PWDN 30 MIPI-CSI/Sub-LVDS RST1 ${\tt RGB_RESET}$ ✓MIPI-CSI/Sub-LVDS CLK1 RGB MCLK VCCDVDD IR VCCDVDD RGB VCC5V0 SYS GND7 34 MIPI-CSI/Sub-LVDS RX1 CLKP RGB MCP 35 →>>MIPI-CSI/Sub-LVDS RX1 CLKN RGB MCN GND8 C4806 C4810 C4804 C4807 C4808 C4811 MIPI-CSI/Sub-LVDS RX1 D0P RGB MDP0 38 100nF 10uF 100nF 10uF 100nF 10uF ->> MIPI-CSI/Sub-LVDS RX1 D0N RGB MDN0 X5R X5R X5R X5R X5R X5R GND9 6.3V 6.3V 40 6.3V 6.3V 6.3V 6.3V ->>MIPI-CSI/Sub-LVDS RX1 D1P RGB MDP1 C0603 41 C0402 C0603 C0402 C0402 C0603 ->>MIPI-CSI/Sub-LVDS RX1 D1N RGB MDN1 42 GND10 43 ->>MIPI-CSI/Sub-LVDS RX1 D2P RGB MDP2 44 ->>MIPI-CSI/Sub-LVDS_RX1_D2N RGB MDN2 45 GND11 46 ->>MIPI-CSI/Sub-LVDS RX1 D3N RGB MDP3 RGB MDN3 ->>MIPI-CSI/Sub-LVDS_RX1_D3P 48 GND12 49 5V 1 OVCC5V0 SYS GND13 Rockchio Rockchip Electronics Co., Ltd RV1126_RV1109_IPC_ENTRANCEGATE Project: File: 48.Dual Sub-LVDS Camera(IR+RGB) Wednesday, January 20, 2021 V1.3 Designed by: Yanhong.Li Reviewed by: <Checker> Sheet: 39 of 54


IPC Solution

IR Cut Driver PAN/TILT Driver




Rockchip Electronics Co., 端芯微电子							
Project:	RV1126_	RV1126_RV1109_IPC_ENTRANCEGATE					
File:	49.IRC/M	49.IRC/Motor Driver(IPC)					
Date:	Wednesday,	January 20, 202	Rev:	V1.3			
Designed by:	Yanhong.Li	Reviewed by:	<checker></checker>	Sheet:	40 of 54		

Light Sensor





Ro	ckchi 瑞芯微电	P Ro	ckchip Ele	ectroni	cs Co., Ltd	
Project:	RV1126_	RV1126_RV1109_IPC_ENTRANCEGATE				
File:	50. light	sensor				
Date:	Wednesday	, January 20, 20	21	Rev:	V1.3	
Designed by:	Yanhong.Li	Reviewed by:	<checker></checker>	Sheet:	41 of 54	



- 1. IR-LED select 850nm wavelength.
 2. Angle of the LED is 90 degree. 3. The total driver current is 120mA
- for better effect.


LED Connector








Ro	ckchi 瑞芯微电		Rockchip Electronics Co., Ltd				
Project:	RV1126_	RV1126_RV1109_IPC_ENTRANCEGATE					
File:	51.LED D	river					
Date:	Wednesday, January 20, 2021			Rev:	V1.3		
Designed by:	Yanhong.Li	Reviewed by:	<checker></checker>	Sheet:	42 of 54		





 Pin
 AP6255
 UWE5622

 6
 BT_WAKE
 CHIP EN

 7
 BT_HOST_WAKE
 AP_INT

 12
 WL_REG_ON
 RST_N

 13
 WL_HOST_WAKE
 SD_INT

Note:

Yes: option circuit be mounted No: option circuit not be mounted

OPTION		W	IFI		ВТ	Crystals	VCCIO SDIO	OPTION1	OPTION2	OPTION3
OTITON	a	b/g/n	ac	5GHz	D1	Ciystais	VCC10_5510			
AW-CM256SM	Yes	Yes	Yes	Yes	4.2	37.4MHz	1.71-3.63V	Yes	Yes	Yes@SDIO2. No@SDIO3.0
AP6236/AP6212	No	Yes	No	No	4.2/4.0	26MHz	1.71-3.63V	Yes	Yes	No
AP6256/AP6255	Yes	Yes	Yes	Yes	5.0/4.2	37.4MHz	1.62-3.63V	Yes	Yes	Yes@SDIO2. No@SDIO3.0
RTL8189FTV Module F89FTSM12-W3	No	Yes	No	No	No	Module Integrated	1.8-3.3V	No	No	No
RTL8723DS Module 6223A-SRD	No	Yes	No	No	4.2	Module Integrated	1.62-3.63V	No	No	No
QCA9377 Module 8223A-SR	Yes	Yes	Yes	Yes	4.2	Module Integrated	1.7-3.45V	No	No	No
RTL8821CS Module 6221A-SRC	Yes	Yes	Yes	Yes	4.2	Module Integrated	1.7-3.45V	No	No	No
UWE5622	Yes	Yes	Yes	Yes	5.0	Module Integrated	1.62-1.98V	No	No	No

up to 700mA

R6029 10K 5%

R0402

C6010 DNP C0402

OPTION 2

32K clock signal provided by RK809-2 is used by default

Rockchip						
Project:	RV1126_	RV1126_RV1109_IPC_ENTRANCEGATE				
File:	60.WIFVE	60.WIFI/BT-SDIO_1T1R+UART				
Date:	Wednesday, January 20, 2021			Rev:	V1.3	
Designed by:	Yanhong.Li	Reviewed by:	<checker></checker>	Sheet:	44 of 54	

ANT6000 ANT4411DR

OTP6001 TP_0.5 ,

R6030 4.7K 5% R0402

R6024 1 OR DNP2 R0402 5%

PCM_SYNC

QPTIQN_3

R6028 1 22R 5% 2 R0402


R6022

10K 5% R0402

ANTPCB_44R00X11R00_DSR

ANT6001 ANT_JACK ANT_JACK





C6100 must be mounted

VCC 1V8

R6113 =

NPOR must be controlled by host

5% R0402

C6100

C0402

TP_1.0 TP6100

R6106 1 DNP 2 R0402 RK912 NPOF

Y6100

C6109

22pF C0G 50V

RK912 IRC

CLK_32K

0-


R610¶ 19.6K 2 R0402 1%

CRY4 2R00X1R60X0R70

Note:C6109.C6110 value choose base on test

R6108

50V



MOJTAGtck AONJTAGtck PMUst0/SDIO DATA1/GPIO0 A3 MOJTAGtms AONJTAGtrstn PMUst1/SDIO DATA2/GPIO0 A4

UARTDBGsout AONJTAGtms PMUst2/GPIO DATA3/GPIO0 A5

IO_RTCclk32k_BTconfirm_BTpti0/GPI00_A6

16 BTmbsy_PMUst3/GPI00_B0 BTrxntx_UARTDBGsoutb_AONJTAGtdi_PMUst4/GPI00_B1

BTdeny_TESTclkout_AONJTAGtdo_M07GPIO0_B2 TESTJTAGtrstn

LDO

IO OSC AVDD

32.768K

RF PAD RFIC

VSS:

VSS3

VSS4

VSS5 VSS'

VDD1

VDD

iPAD GND

RF_VDD18_LCRF_VDD18_LC

RF VDD18

IO LDO VSENSE/IO LDO VDD 18V

1161.00

SDIO_CLK/GPIOO_AO TO CMD/GPTO0 A

SDIO_IRQ/GPIOO_A7

RF_PAD_QP_TRX RF_PAD_QN_TRX RF_PAD_IN_TRX RF_PAD_IP_TRX

RF_PAD_REFRES

RF PAD XO

C6110

22pF

C0G 50V



ANT4411DR

OVCC1V8 912

OVCC 3V3

Wednesday, January 20, 2021

Designed by: Yanhong.Li Reviewed by: <Checker>

Rev: V1.3

45 of 54

Sheet:

R6109 1 OR 5% 2 R0402 1

ANTPCB_44R00X11R00_DSR

GND

Reserve matching component location for antenna

C6101

10pF

C0402 50V

C6103

C6107

X5R

C8 close to Pin33,34

OVCC 3V3

6 317

100nF

C6114

COG 50V

C0402

T-6101

10402

X5R 6.3V C2,C3 close to pin10,12

□ C6108

X5R 6.3V

100nF

X5R 6.3V

C14,C15,C16 close to pin38

C0402

C9 close to Pin25

C6115 C6116

X5R

C0402

50 Ohm RF trace

L6100

DNP L0402

C6102

10pF

C0402

COG 50V CO40

C6113

X5R 6.3V

C0402

C6105

6 317

× X5R

C6112

COG 50V

C0402

C11,c12 close to pin39

100nF

C6104

C5 close to pin40

C6106

10pF COG 50V

C6,C7 close to Pin 30,31

C6111

X5R 6.3V


C0402

C10 close to pin11

4.7uF X5R 6.3V C0402



SDIO CLK trace must be surounded by GND Do not split L2 GND layer Epad connet to GND by via alone, minimum 16 via Pin 4/7/14/18 connet GND by seperate via best



Crystal Requirement

参数≠		規范。		描述≠		
	最小。	最大。	単位。	ę.		
頻率。	40. 000000₽		MHz₽	·P		
频率偏差₽	+/-	+/-100		Frequency tolerance		
工作温度。	-20¢	800	C.	根据实际产品温度需求选择晶体型号。		
ESR₽	10	60₽	Ohm@	P		


Crystal Routing


Close to RK912


Trace surround by GND Other signal trace prohibited under crystal


Power Routing


Power trace follow star routing Samil value capacitor closer to pin 10pF closest to pin, then 100nF, then luF















70.Audio1(MIC/SPK/NO LOOPBACK)
Wednesday, January 20, 2021 Rev:

Designed by: Yanhong.Li Reviewed by: <Checker>


Rev: V1.3

Sheet:




RK809-2+ADC(ES7202) for better loopback effect Dual MIC+ SPK+LOOPBACK for PMIC RK809-2 power solution NOTE: IO level=1.8V,VCCIO7=1.8V The algorithm options for dual microphones are as follows: 1 algorithm for selecting the third party 2 choose rk dual mic algorithm, but need to apply for the right to use the algorithm **ADC** VCC1V8 MICA VCC_1V8 FB7200 T.0603 U7200 9 5 7 7 1 100R-100M 3.0A25% C0402 X5R 6.3V VCC1V8_MICA VCC1V8 MICA DATA C7202 1uF R7202 R7203 10K R0402 10K R0402 X5R 6.3V R7204[™] 100K 33pF .040. 5% DNP C041 X5R 6.3V 5% DNP COG 50V R0402 C7206 1uF R7205 C0402 X5R 10K R0402 AINRP/AINRN Vrms<=1Vrms 6.3V R7206 2.2K1 R0201 2 5% I2C4_SCL_M1 R7207 2.2K1 R0201 2 5% I2C4_SDA_M1

SPK: RL 80hm, 1.5W output of class D of RK809-2




Dual MIC



Differential LOOP BACK

loopback to the mic of RK809-2



OTE:

Sample Rate:8KHz, C7210,C7216=6.8nF, Sample Rate:16KHz, C7210,C7216=4.7nF,

C7213,C7217=68nF C7213,C7217=47nF

Ra	はたい Rockchip Electronics Co., Ltd 瑞芯微电子						
Project:	RV1126_	RV1126_RV1109_IPC_ENTRANCEGATE					
File:	72.Audio	72.Audio(dual MIC+RK809-2+ADC)					
Date:	Wednesday, January 20, 2021			Rev:	V1.3		
Designed by:	Yanhong Li	Reviewed by:	<checker></checker>	Sheet:	50 of 54		

