

# RV1126\_RV1109 Reference Design

## RV1126\_RV1109\_IPC\_REF\_V1.1

RV1126_RV1109 Main difference		
	RV1126	RV1109
CPU	Quad A7	Dual A7
NPU	2.0Tops	1.2Tops
ISP	14M Pixel	5M Pixel

Reference Design Main Functions Introduction	
Power	RK809-2 + 2DCDC
RAM	EMMC/SLC NAND FLASH/SPI FLASH
ROM	DDR3L/DDR3/LPDDR3/LPDDR4
Interface	SDMMC/SDIO/MAC/LCD/CIF/MIPI_DSI/MIPI_CSI0/ MIPI_CSI1/LVDS0/LVDS1/I2S/PDM/USB/ADC

## Table of Content

Page01	00.Cover Page
Page02	01.Index and Notes
Page03	02.Revision History
Page04	03.Block Diagram
Page05	04.Power Diagram and Sequence
Page06	05.I2C MAP
Page07	06.IO Power Domain Map
Page08	10.RV1126/1109 Power/GND
Page09	11.RV1126/1109 OSC/PLL/PMUIO
Page10	12.RV1126/1109 DRAM Controller
Page11	13.RV1126/1109 Flash/SD
Page12	14.RV1126/1109 USB Controller
Page13	15.RV1126/1109 SARADC
Page14	16.RV1126/1109 VideoInput
Page15	17.RV1126/1109 VideoOutput
Page16	18.RV1126/1109 Audio
Page17	20.Power DC IN
Page18	21.Power PMIC
Page19	22.POE Power(option)
Page20	25.USB OTG
Page21	26.USB Host
Page22	30.RAM DDR3 96P 2X16bit
Page23	31.RAM LPDDR3 178P(option)
Page24	32.RAM DDR4 96P 2X16bit(option)
Page25	33.RAM LPDDR4 200P(option)
Page26	40.Flash eMMC Flash
Page27	41.Flash Nand Flash(option)
Page28	42.Flash-Micro-SD Card
Page29	43.Flash SPI Flash(option)
Page30	45.VI-Camera CIF
Page31	46.LVDS/Sub-LVDS Camera(option)
Page32	47.VI-Camera MIPI-CSI
Page33	48.P-Iris Zoom Focus driver
Page34	49.IRC/Motor Driver
Page35	60.WIFI/BT-SDIO 1T1R+UART
Page36	61.WIFI RK912(option)
Page37	67.Ethernet-EPHY RMII
Page38	68.Ethernet-GEPHY RGMII(option)
Page39	70.Audio Port1
Page40	71.Audio Port2(MIC option)
Page41	99.MARK

## Index and Notes

### Note

#### NOTE 1:

##### Component parameter description

1. DNP stands for component not mounted temporarily

2. If Value or option is DNP, which means the area is reserved without being mounted

#### NOTE 2:

Please use our recommended components to avoid too many changes.  
For more informations about the second source,please refer to our AVL.

## Generate Bill of Materials


### Header:

Item\tPart\tDescription\tPCB Footprint\tReference\tQuantity\tOption

### Combined property string:

{Item}\t{Value}\t{Description}\t{PCB Footprint}\t{Reference}\t{Quantity}\t{Option}

## Graphic Description



Note


Option

Description


# Revision History

Version	Date	Author	Change Note	Approved
V1.0	2020.04.09	Liyh	IPC REF Design V1.0 for RV1126_RV1109	
V1.1	2020.06.26	Liyh	IPC REF Design V1.1 for RV1126_RV1109 Update: 1.Add usb circuit for improving compability 2.Replace DDR3 template 3.Update some notes	


Rockchip Confidential

 Rockchip Electronics Co., Ltd			
Project:	RV1126_RV1109 IPC REF		
File:	02.Revision History		
Date:	Friday, July 03, 2020	Rev:	V1.0
Designed by:	Yanhong.Li	Reviewed by:	<Checker>
		Sheet:	0 of 0

# RV1126\_RV1109 Block Diagram



# Power Diagram



## The reference power on sequence of RK809-2 and discrete BUCK

Power Name	PMIC Channel	Time (step=2ms)	Default voltage	Supply Limit	Default ON/OFF	Sleep ON/OFF	Peak Current
VCC_BUCK5	RK809-2 BUCK5	Slot: 1	2.2V	2.5A	ON	ON	
VCC0V8_PMU	RK809-2 LDO3	Slot: 2	0.8V	0.1A	ON	ON	
VCC_0V8	RK809-2 LDO1	Slot: 2	0.8V	0.4A	ON	OFF	
VDD_ARM	RK809-2 BUCK2	Slot: 2	0.8V	2.5A	ON	OFF	0.73A@1.8GHz
VDD_NPU	RK809-2 BUCK1	Slot: 2	0.8V	2.0A	ON	OFF	1.34A@934MHz
VDD_VEP	RK809-2 BUCK1	Slot: 2	0.8V	2.0A	ON	OFF	0.77A@700MHz
VDD_LOGIC	Ext (SY8089AAC)	Slot 1+3ms	0.8V	2.5A	ON	ON	1.75A
VCC_DDR	RK809-2 BUCK3	Slot: 3	1.5V	1.5A	ON	ON	
VCC1V8_PMU	RK809-2 LDO2	Slot: 3	1.8V	0.4A	ON	ON	
VCC_1V8	RK809-2 LDO4	Slot: 3	1.8V	0.4A	ON	OFF	
VCC3V3_SYS	RK809-2 BUCK4	Slot: 4	3.3V	1.5A	ON	ON	
VCC_3V3	RK809-2 SWOUT2	Slot: 4	3.3V	1.5A	ON	OFF	
VCCIO_SD	RK809-2 LDO8	Slot: 4	3.3V	0.4A	ON	OFF	
VCC3V3_SD	RK809-2 LDO9	Slot: 4	3.3V	0.4A	ON	OFF	
VCC1V8_DOVDD	RK809-2 LDO5		1.8V	0.4A	OFF	OFF	
VCC_DVDD	RK809-2 LDO6		1.2V	0.4A	OFF	OFF	
VCC_AVDD	RK809-2 LDO7		2.8V	0.4A	OFF	OFF	
VCC5V0_HOST	RK809-2 SWOUT1		5V	2.1A	ON	OFF	
RESET	RK809-2 sent out Reset signal for soc(SLOT:5(10ms))						

NOTE:VCC\_DVDD and VCC\_AVDD according to camera sensor voltage

I2C MAP

Port	Pin Name	Domain	Bus Name	Pull-up voltage	Slave Device	Slave Addr (MS 7Bits)	Slave Bus Capability	Note
I2C0	I2C0_SCL/GPIO0_B4_u I2C0_SDA/GPIO0_B5_u	PMUI01	I2C0_SCL_PMIC I2C0_SDA_PMIC	VCC3V3_SYS	RK809-2	0x20		PMIC
I2C1	I2C1_SCL/UART4_CTSN_M2/GPIO1_D3_u I2C1_SDA/UART4_RTSN_M2/GPIO1_D2_u	VCCIO4	I2C1_SCL I2C1_SDA	VCC1V8_DOVDD	IMX323	0X1a		CIF camera
					IMX327	0x34		MIPI camera


# IO Power Domain Map

IO Domain	IO Group	Support of IO Voltage		Default Actual assigned IO Domain Voltage			Notes
		1.8V	3.3V	Net Name of Power Supply	Power Source	Voltage	
PMUIO0	<b><i>GPI00A</i></b>	✓	✓	<i>VCC1V8_PMU</i>	<i>RK809-2_LDO2</i>	<i>1.8V</i>	
PMUIO1	<b><i>GPI00BC</i></b>	✓	✓	<i>VCC3V3_SYS</i>	<i>RK809-2_BUCK4</i>	<i>3.3V</i>	
VCCIO1	<b><i>GPI00CD/GPIO1A</i></b>	✓	✓	<i>VCCIO_FLASH</i>	<i>RK809-2_LDO4</i>	<i>1.8V</i>	<i>GPI00_B3/FLASH_VOL_SEL pin defined as a set pin for VCCIO1 voltage.</i>
VCCIO2	<b><i>GPI01AB</i></b>	✓	✓	<i>VCCIO_SD</i>	<i>RK809-2_LDO8</i>	<i>3.3V</i>	
VCCIO3	<b><i>GPI01BCD</i></b>	✓	✓	<i>VCCIO3_VDD</i>	<i>RK809-2_LDO4</i>	<i>1.8V</i>	
VCCIO4	<b><i>GPI01D/GPIO2A</i></b>	✓	✓	<i>VCCIO4_VDD</i>	<i>RK809-2_LDO4</i>	<i>1.8V</i>	
VCCIO5	<b><i>GPI02ABCD/GPIO3A</i></b>	✓	✓	<i>VCCIO5_VDD</i>	<i>RK809-2_SWOUT2</i>	<i>3.3V</i>	
VCCIO6	<b><i>GPI03ABC</i></b>	✓	✓	<i>VCCIO6_VDD</i>	<i>RK809-2_LDO4</i>	<i>1.8V</i>	
VCCIO7	<b><i>GPI03D/GPIO4A</i></b>	✓	✓	<i>VCCIO7_VDD</i>	<i>RK809-2_LDO4</i>	<i>1.8V</i>	

# Power


U1000N  
RV1126/RV1109  
BGA409 14R00X14R00X0R90

## NPU/LOGIC/VEPU/ARM Power




## Supply for VCCIO1~7 Power


VCCIO\_VDD\_1V8





**NOTE:**  
If any power domain of vccio 1 ~ vccio 7 is used,  
then VCCIO\_VDD\_1V8 must be connected to 1.8V power supply



For NPU Power




For VEP Power




# GND

U1000O  
RV1126/RV1109  
BGA409 14R00X14R00X0R90

## VSS/AVSS





 瑞芯微电子				Rockchip Electronics Co., Ltd	
Project:	RV1126_RV1109 IPC REF				
File:	10.RV1126/1109_Power/GND				
Date:	Friday, July 03, 2020			Rev:	V1.0
Designed by:	Yanhong.Li	Reviewed by:	<Checker>	Sheet:	0 of 0



# OSC/PLL/PMUIO

U1000K  
RV1126/RV1109  
BGA409 14R00X14R00X0R90




**NOTE:**  
PMUIO\_VDD\_0V8 and PLL\_AVDD\_0V8 share one power supply and one decoupling capacitor which is placed close to the pin position.

PMUIO\_VDD\_1V8 and PLL\_AVDD\_1V8 share one power supply and one decoupling capacitor which is placed close to the pin position

**NOTE:**  
USB\_CTRL must used GPIO0\_C1



## DDR Controller






# USB Controller



U1000M  
RV1126/RV1109  
BGA409 14R00X14R00X0R90




- USB2.0 design rules:
1. Max intra-pair skew <4ps
  2. Max trace length<6inchs
  3. Max allowed via <6
  4. Trace impedance 90ohm+/-10%
  5. The distance between other signals follows the 3W rule.

 Rockchip Electronics Co., Ltd			
Project:	RV1126_RV1109 IPC REF		
File:	14.RV1126/1109_USB Controller		
Date:	Friday, July 03, 2020	Rev:	V1.0
Designed by:	Yanhong.Li	Reviewed by:	<Checker>
		Sheet:	0 of 0

SARADC






瑞芯微电子

Rockchip Electronics Co., Ltd


Project:	RV1126_RV1109 IPC REF		
File:	15.RV1126/1109_SARADC		
Date:	Friday, July 03, 2020	Rev:	V1.0
Designed by:	Yanhong.Li	Reviewed by:	<Checker>
Sheet:		0 of 0	

# CIF Interface




# MIPI-CSI Interface

MIPI CSI RX0 and MIPI CSI RX1 power pins are adjacent, so they share a decoupling capacitor  
All the power filter capacitors should be placed close to the power pins of SOC.



# I2C/SPI/MIPI-CLK



U1000E  
RV1126/RV1109  
BGA409 14R00X14R00X0R90

## LCDC/RGMII/PWM


LCDC/RGMII/CIF/UART/JTAG/I2S/SPI/I2C

I2C5_SCL_M0	UART4_RTSN_M1	RGMII_TXD3_M1	CIF_B0_M1	LCDC_B0	GPIO2_A4_d	J18
	UART4_CTSN_M1	RGMII_CRS_M1	CIF_D1_M1	LCDC_D1	GPIO2_A5_d	L17
	UART4_TX_M1	PWM5_M1	RGMII_COL_M1	CIF_D2_M1	GPIO2_A6_d	M21
I2S2_SDO_M1	UART4_RX_M1	PWM4_M1	SPI0_CS0n_M2	LCDC_D3	GPIO2_A7_d	M20
I2S2_SDI_M1	UART4_TX_M1	PWM4_IR_M1	SPI0_MISO_M2	LCDC_D4	GPIO2_B0_d	L19
I2S2_SCL_M1	UART4_RX_M1	PWM2_M1	SPI0_MISO_M2	LCDC_D5	GPIO2_B1_d	L20
I2S2_LRCK_M1	UART4_RTSN_M1	PWM1_M1	SPI0_CLK_M2	LCDC_D6	GPIO2_B2_d	K16
I2C5_SDA_M0	I2S2_MCLK_M1	UART5_CTSN_M1	PWM0_M1	SPI0_CS1n_M2	CIF_B3_M1	K17
				RGMII_RXDV_M1	CIF_D4_M1	K18
				RGMII_RXD0_M1	CIF_D5_M1	K19
				RGMII_RXD1_M1	CIF_D6_M1	K20
				RGMII_CLK_M1	CIF_D7_M1	K21
				RGMII_RXER_M1	CIF_D8_M1	J19
				RGMII_MDIO_M1	CIF_D9_M1	J21
				RGMII_MDC_M1	CIF_D10_M1	J20
				RGMII_TXD0_M1	CIF_D11_M1	H20
				CLK_OUT_ETHERNET_M1	CIF_D12_M1	H19
				RGMII_TXEN_M1	CIF_D13_M1	G21
				RGMII_RXD2_M1	CIF_D14_M1	G20
I2S1_MCLK_M2				RGMII_RXD3_M1	CIF_D15_M1	G19
I2S1_SDO_M2				RGMII_VSYNC_M1	LCDC_D20	H18
I2S1_SCL_M2				RGMII_CLKOUT_M1	LCDC_D21	F21
I2S1_LRCK_M2				RGMII_TXCLK_M1	LCDC_D22	F20
I2C3_SCL_M1				RGMII_RXCLK_M1	CIF_VSYNC_M1	F19
I2C3_SDA_M1	PWM6_M1	SPI1_CS0n_M2		LCDC_DEN	GPIO2_B4_d	J17
	UART3_RTSN_M2	SPI1_CLK_M2		LCDC_HSYNC	GPIO2_B5_d	H17
	UART3_CTSN_M2	SPI1_MOSI_M2		LCDC_VSYNC	GPIO2_D6_d	C21
I2C4_SCL_M0	UART3_TX_M2	PWM8_M1	SPI1_MISO_M2	LCDC_CLK	GPIO2_D7_d	D21
I2C4_SDA_M0	CAN_RXD_M0	UART3_RX_M2	PWM7_IR_M1	SPI1_CS1n_M2	GPIO3_A0_u	E20
A1_JTAG_TCK_M1	CAN_TXD_M0	UART3_RX_M2	PWM11_IR_M1		GPIO3_A1_u	E19
A1_JTAG_TMS_M1	UART3_TX_M1				GPIO3_A2_u	G18
	UART3_RX_M1				GPIO3_A3_u	H16

VCCIO5\_VDD1  
VCCIO5\_VDD2

J18	ICR_AIN
L17	EPHY_RSTn
M21	P_IN1_PWM5_M1
M20	P_IN2_PWM4_M1
L19	P_IN3_PWM3_M1
L20	P_IN4_PWM2_M1
K16	P_IRIS/zoom/FOCUS_AIN1
K17	P_IRIS/zoom/FOCUS_AIN2
K18	RGMII_RXDV
K19	RGMII_RXD0
K20	RGMII_RXD1
K21	RGMII_CLK
J19	RGMII_RXER
J21	RGMII_MDIO
J20	RGMII_MDC
H20	RGMII_TXD0
H19	RGMII_TXD1
G21	
G20	RGMII_TXEN
G19	
H18	ICR_BIN
F21	zoom_EN_H
F20	FOCUS_EN_H
F19	P_IRIS_EN_H
J17	T_IN1_PWM6_M1
H17	T_IN2_PWM10_M1
C21	T_IN3_PWM9_M1
D21	T_IN4_PWM8_M1
E20	P_IRIS/zoom/FOCUS_BIN1
E19	P_IRIS/zoom/FOCUS_BIN2
G18	
H16	

BT1120 TX	DATA:LCDC_DATA[15:0] Y[0:7]:LCDC_DATA[8:15] Cb[0:7]:LCDC_DATA[0:7] CLOCK:LCDC_CLK
6bit Serial RGB	DATA:LCDC_DATA[5:0] CLOCK:LCDC_CLK HSYNC:LCDC_HSYNC VSYNC:LCDC_VSYNC DE:LCDC_DEN
8bit Serial RGB	DATA:LCDC_DATA[7:0] CLOCK:LCDC_CLK HSYNC:LCDC_HSYNC VSYNC:LCDC_VSYNC DE:LCDC_DEN
16bit Parallel RGB(RGB656)	R[4:0]:LCDC_DATA[15:11] G[5:0]:LCDC_DATA[10:5] B[4:0]:LCDC_DATA[4:0] CLOCK:LCDC_CLK HSYNC:LCDC_HSYNC VSYNC:LCDC_VSYNC DE:LCDC_DEN
18bit Parallel RGB(RGB666)	R[5:0]:LCDC_DATA[17:12] G[5:0]:LCDC_DATA[11:6] B[5:0]:LCDC_DATA[5:0] CLOCK:LCDC_CLK HSYNC:LCDC_HSYNC VSYNC:LCDC_VSYNC DE:LCDC_DEN
24bit Parallel RGB(RGB888)	R[7:0]:LCDC_DATA[23:16] G[7:0]:LCDC_DATA[15:8] B[7:0]:LCDC_DATA[7:0] CLOCK:LCDC_CLK HSYNC:LCDC_HSYNC VSYNC:LCDC_VSYNC DE:LCDC_DEN



## MIPI-DSI Interface

U1000D  
RV1126/RV1109  
BGA409 14R00X14R00X0R90

MIPI DSI TX0


MIPI_DSI_TX0_D0P	A19
MIPI_DSI_TX0_D0N	B19
MIPI_DSI_TX0_D1P	A20
MIPI_DSI_TX0_D1N	B20
MIPI_DSI_TX0_D2P	B21
MIPI_DSI_TX0_D2N	C20
MIPI_DSI_TX0_D3P	D20
MIPI_DSI_TX0_D3N	D19
MIPI_DSI_TX0_CLKP	C19
MIPI_DSI_TX0_CLKN	C18

MIPI\_DSI\_TX0\_AVDD\_OV8  
MIPI\_DSI\_TX0\_AVDD\_IV8



If use MIPI DSI ,E18 connect to VCC\_OV8,  
G15 connect to VCC\_IV8


# Audio Interface

U1000J  
RV1126/RV1109  
BGA409 14R00X14R00X0R90



DEFAULT:  
I2S0 connect to RK809-2  
IO level is 1.8V






瑞芯微电子

Rockchip Electronics Co., Ltd


Project:	RV1126_RV1109 IPC REF		
File:	18.RV1126/1109_Audio		
Date:	Friday, July 03, 2020	Rev:	V1.0
Designed by:	Yanhong.Li	Reviewed by:	<Checker>
Sheet:		0 of 0	




12V/2A DCIN




VCC5V0\_SYS




## PMIC RK809-2 DCDC




## PMIC RK809-2 LDO





## PMIC RK809-2 Managerment



## PMIC RK809-2 CODEC





## VDD\_LOGIC






OTG\_ID  
OTG\_DET\_1V8  
OTG\_DP  
OTG\_DM  
USB\_CTRL





USB\_HOST\_DP <<>> \_\_\_\_\_  
 USB\_HOST\_DM <<>> \_\_\_\_\_  
 HOST\_DRV\_H <<>> \_\_\_\_\_





# DDR3/DDR3L 2x16bit

Note:  
This is DDR template<RV1126 RV1109 Template\_DDR3P216SD4 V10 20200619>. 4 layers PCB.  
If only need one pcs DDR, please must use U3000(lane0, lane2).  
If need other template, please apply to RK.







Note: All the Power filter capacitors should be placed close to the power pins of DDR3






# LPDDR3 1x32bit

**NOTE:**  
The sequence of DQ shall be done according to the template  
and shall not be adjusted or changed  
Refer to the latest AVL for parts selection.

**Note:**  
This is DDR template<RV1126\_RV1109\_Template\_LP3S178P132SD6\_V10\_20200325>. Six layers PCB.




**Note:**  
 $V_{ih}=V_{CC}$   
 $V_{il}=V_{CC} \cdot R_{on} / (R_{on} + R_{odt})$   
 $V_{REFDQ\_DDR} = (V_{ih} + V_{il}) / 2$   
eg:  $V_{CC}=1.2V$ ,  $R_{on}=34ohm$ ,  $R_{odt}=240ohm$   
so,  $V_{ih}=1.2V$ ,  $V_{il}=0.149V$ ,  $V_{REFDQ\_DDR}=0.674V$



# DDR4 2x16bit

**NOTE:**  
This is is DDR template<RV1126 RV1109\_Template\_DDR4P216DD6\_V10\_20200325>.Six layers PCB.  
and shall not be adjusted or changed  
Refer to the latest AVL for parts selection.

**Note:**  
This is is DDR template<RV1126 RV1109\_Template\_DDR4P216DD6\_V10\_20200325>.Six layers PCB.  
If only need one pcs DDR, please must use U3200(lane0,1ane2).






# LPDDR4 1x32bit

**NOTE:**  
The sequence of DQ shall be done according to the template and shall not be adjusted or changed  
Refer to the latest AVL for parts selection.

**Note:**  
This is DDR template<RV1126\_RV1109\_Template LP4S200P132SD6>. Six layers PCB.  
If only need one pcs DDR, please must use U3200(lane0, lane2).






# eMMC


NOTE:  
Refer to the latest AVL for parts selection.

NOTE:  
All the power filter capacitors should be placed close to the power pins of SOC.

U4000A  
KLMAG2GEAC  
BGA153\_13R10X11R60X1R00\_2L



U4000B  
KLMAG2GEAC  
BGA153\_13R10X11R60X1R00\_2L




Rockchip  
瑞芯微电子  
Rockchip Electronics Co., Ltd


Project:	RV1126_RV1109 IPC REF		
File:	40.Flash-eMMC Flash		
Date:	Friday, July 03, 2020	Rev:	V1.0
Designed by:	Yanhong.Li	Reviewed by:	<Checker>
Sheet:	0	of	0

# NAND FLASH


NOTE:  
Refer to the latest AVL for parts selection.  
Only support SLC NAND



NOTE:  
All the power filter capacitors should be placed close to the power pins of SOC.




NOTE:  
Reserve testpoint for firmware update,  
In the power on phase, if FLASH\_D0= 0V,  
the system will enter the maskROM mode

 瑞芯微电子		Rockchip Electronics Co., Ltd	
Project:	RV1126_RV1109 IPC REF		
File:	41.Flash-Nand Flash		
Date:	Friday, July 03, 2020		Rev: V1.0
Designed by:	Yanhong.Li	Reviewed by:	<Checker>
Sheet:	0	of	0

# TF CARD

NOTE:  
Place the SDMMC0\_CLK resistor closed to SOC for better signal quality if long trace.  
The resistor can be deleted if trace is short.

SDMMC0\_D0  
SDMMC0\_D1  
SDMMC0\_D2  
SDMMC0\_D3  
SDMMC0\_DET  
SDMMC0\_CMD  
SDMMC0\_CLK






Rockchip Electronics Co., Ltd

Project:	RV1126_RV1109 IPC REF		
File:	42.Flash-Micro-SD Card		
Date:	Friday, July 03, 2020	Rev:	V1.0
Designed by:	Yanhong.Li	Reviewed by:	<Checker>
Sheet:	0 of 0		


# SPI Flash

NOTE:  
Refer to the latest AVL for parts selection.



 瑞芯微电子		Rockchip Electronics Co., Ltd	
Project:	RV1126_RV1109 IPC REF		
File:	43.Flash-SPI Flash		
Date:	Friday, July 03, 2020		Rev: V1.0
Designed by:	Yanhong.Li	Reviewed by:	<Checker>
Sheet:		0 of 0	


CIF Camera Interface



Correspondence CIF data and BT1120/12bit/10bit/8bit CIF				
16bit CIF data	BT1120	12bit CIF camera	10bit CIF camera	8bit CIF camera
CIF_D0	BT1120_D0			
CIF_D1	BT1120_D1			
CIF_D2	BT1120_D2			
CIF_D3	BT1120_D3			
CIF_D4	BT1120_D4	D0		
CIF_D5	BT1120_D5	D1		
CIF_D6	BT1120_D6	D2	D0	
CIF_D7	BT1120_D7	D3	D1	
CIF_D8	BT1120_D8	D4	D2	D0
CIF_D9	BT1120_D9	D5	D3	D1
CIF_D10	BT1120_D10	D6	D4	D2
CIF_D11	BT1120_D11	D7	D5	D3
CIF_D12	BT1120_D12	D8	D6	D4
CIF_D13	BT1120_D13	D9	D7	D5
CIF_D14	BT1120_D14	D10	D8	D6
CIF_D15	BT1120_D15	D11	D9	D7

NOTE:  
According to the current of the actual camera module,  
evaluate whether the current output by LDO can meet  
the requirement of two cameras using at the same time.  
If not, please add LDO to supply power

NOTE:  
There is also a group of pull-up for I2C1 on page 47.  
Select one group.




OPTION: LVDS Interface

LVDS interface and mipicsi interface share pins,  
only one of them can be selected at a time








NOTE:


According to the current of the actual camera module,  
evaluate whether the current output by LDO can meet  
the requirement of two cameras using at the same time.  
If not, please add LDO to supply power

LVDS1 Interface



LVDS0 Interface




 Rockchip Electronics Co., Ltd			
Project:	RV1126_RV1109 IPC REF		
File:	46.LVDS/Sub-LVDS Camera(option)		
Date:	Friday, July 03, 2020	Rev:	V1.0
Designed by:	Yanhong.Li	Reviewed by:	<Checker>
Sheet:		0 of 0	

DEFAULT: MIPI\_CSI Interface  
LVDS interface and mipicsi interface share pins,  
only one of them can be selected at a time.

## MIPI-CSI\_RX1 Interface



Recommend camera module: OS04A10



### NOTE:







1. According to the current of the actual camera module, evaluate whether the current output by LDO can meet the requirement of two cameras using at the same time.
2. If not, please add LDO to supply power.
3. If the I2C addresses of the two cameras are the same, use another set of I2C.


## MIPI-CSI\_RX0 Interface



### NOTE:


There is also a group of pull-up for I2C1 on page 45.  
Select one group.



 瑞芯微电子		Rockchip Electronics Co., Ltd	
Project:	RV1126_RV1109 IPC REF		
File:	47.VI-Camera_MIPI-CSI		
Date:	Friday, July 03, 2020		Rev: V1.0
Designed by:	Yanhong.Li	Reviewed by:	<Checker>
Sheet:	0		of 0




Iris Zoom Focus driver





NOTE:  
For reference only  
Please select the appropriate driver IC  
according to the actual lens specifications.

Zoom Focus driver




P-Iris driver







## PAN/TILT Driver




## Warm up lamp drive








# WIFI RK912



## Power Sequence



## Power Consumption

State	VCCIO	VCC_33	VCC_11
Sleep	0.1mA	0.1mA	0.1mA
PowerSave(DTIM=1)	0.1mA	2.6mA	1.3mA
TX(11b 11M)	0.8mA	192mA	15.6mA
TX(11g 54M)	0.8mA	169.5mA	16.3mA
TX(11n 65M)	0.8mA	168.6mA	16.4mA
RX(11n 65M)	0.8mA	42.9mA	21.3mA

Note: All data test under continue mode  
VCCIO test under 3.3V

## RF Routing


Short and smooth routing with 50 ohm

No layer change, top layer best

Place GND via along RF trace

Integral reference GND for RF trace


Excavate L2 on RFIO pin and antenna pad



## Other Routing Requirement

SDIO CLK trace must be surrounded by GND  
Do not split L2 GND layer  
Epad connet to GND by via alone, minimum 16 via  
Pin 4/7/14/18 connet GND by separete via best

## Optional



Note: Reserve pull-high resistors for SDIO data pins base on platform

## Crystal Requirement


参数	范围		单位	描述
	最小	最大		
频率	40.000000		Hz	
频率偏差	+/-10		ppm	Frequency tolerance
工作温度	-20	80	℃	根据实际产品温度需求选择晶体型号
ESR	/	60	Ω	

## Crystal Routing


Close to RK912  
Trace surround by GND  
Other signal trace prohibited under crystal

## Power Routing



Power trace follow star routing  
Samll value capacitor closer to pin  
10pF closest to pin, then 100nF, then 1uF




C6100 must be mounted



NPOR must be controlled by host




Note:C6109,C6110 value choose base on test



LDO  
IO\_OSC\_AVDD  
32.768K

Reserve matching component location for antenna

50 Ohm RF trace




























C14,C15,C16 close to pin38

 瑞芯微电子		Rockchip Electronics Co., Ltd	
Project:	RV1126_RV1109 IPC REF		
File:	60.WIFI/BT-SDIO_1T1R+UART		
Date:	Friday, July 03, 2020	Rev:	V1.0
Designed by:	Yanhong.Li	Reviewed by:	<Checker>
		Sheet:	0 of 0


































# OPTION:GPHY



## Close to CPU



# 10/100/1000M RMII ETHERNET




RGMI1 Power Source
--------------------


MIC1\_INP  
MIC1\_INN  
SPKN\_OUT  
SPKP\_OUT

OPTION1: single end MIC, single loopback

## MIC




## LOOP BACK




DEFAULT: no loopback, use differential MIC


## differential MIC







# SPK



OPTION: Audio Output2  
If use audio output1,  
please delete this page.




PDM MIC  
2 Digital MEMS MIC or 1




NOTE:  
The SDI line should have a 100kohm PD resistor  
to discharge the line during the time that all microphones  
on the bus have tristated their outputs.


SPK OUT




OPTION LINE OUT





Differential LOOP BACK



 Rockchip Electronics Co., Ltd			
Project:	RV1126_RV1109 IPC REF		
File:	71.Audio Port2(option)		
Date:	Friday, July 03, 2020	Rev:	V1.0
Designed by:	Yanhong.Li	Reviewed by:	<Checker>
Sheet:	0	of	0







Rockchip

瑞芯微电子

Rockchip Electronics Co., Ltd

Project:	RV1126_RV1109 IPC REF				
File:	99.MARK/HOLE				
Date:	Friday, July 03, 2020			Rev:	V1.0
Designed by:	Yanhong.Li	Reviewed by:	<Checker>	Sheet:	0 of 0