

RV1126_RV1109 Reference Design

RV1126_RV1109_IPC_ENTRANCEGATE_REF_V13

RV1126_RV1109 Main difference		
	RV1126	RV1109
CPU	Quad A7	Dual A7
NPU	2.0Tops	1.2Tops
ISP	14M Pixel	5M Pixel

Reference Design Main Functions Introduction	
Power	RK809-2 +1DCDC or Discrete Power
RAM	EMMC/SLC NAND FLASH/SPI FLASH
ROM	DDR3L/DDR3/LPDDR3/LPDDR4
Interface	SDMMC/SDIO/MAC/LCD/CIF/MIPI_DSI/MIPI_CSI0/ MIPI_CSI1/LVDS0/LVDS1/I2S/PDM/USB/ADC

Table of Content

Page01	00.Cover Page
Page02	01.Index and Notes
Page03	02.Revision History
Page04	03.IPC Block Diagram
Page05	04.Entrancegate Block Diagram
Page06	05.PMIC Power Diagram
Page07	06.Discrete Power Diagram
Page08	07.I2C MAP
Page09	08.IO Power Domain Map
Page10	09.Schematic instructions
Page11	10.RV1126/1109 Power/GND
Page12	11.RV1126/1109 OSC/PLL/PMUIO
Page13	12.RV1126/1109 DRAM Controller
Page14	13.RV1126/1109 Flash/SD
Page15	14.RV1126/1109 USB Controller
Page16	15.RV1126/1109 SARADC
Page17	16.RV1126/1109 VideoInput
Page18	17.RV1126/1109 VideoOutput
Page19	18.RV1126/1109 Audio
Page20	20.Power DC IN
Page21	21.Power PMIC RK809-2
Page22	22.POE Power Input
Page23	23.Discrete Power for System
Page24	24.Discrete Power for Camera
Page25	25.Power of IRCamera(GATE)
Page26	26.USB Host
Page27	27.USB OTG
Page28	30.RAM DDR3 96P 2X16bit
Page29	31.RAM LPDDR3 178P(option)
Page30	32.RAM DDR4 96P 2X16bit(option)
Page31	33.RAM LPDDR4 200P(option)
Page32	40.Flash eMMC Flash
Page33	41.Flash Nand Flash(option)
Page34	42.Flash-Micro-SD Card
Page35	43.Flash SPI Flash(option)
Page36	45.VI-Camera CIF
Page37	46.VI-Camera MIPI-CSI/Sub-LVDS
Page38	47.Dual 2Lanes Camera (IR+RGB)
Page39	48.Dual 4Lanes Camera (IR+RGB)
Page40	49.IRC/Motor Driver(IPC)
Page41	50.light sensor
Page42	51.LED Driver
Page43	55.LCD(GATE)
Page44	60.WIFI/BT-SDIO 1T1R+UART
Page45	61.WIFI RK912(option)
Page46	67.Ethernet-EPHY RMII
Page47	68.Ethernet-GEPHY RGMII(option)
Page48	70.Audio1(MIC/SPK/NO LOOPBACK)
Page49	71.Audio(one MIC+RK809-2+ADC)
Page50	72.Audio(dual MIC+RK809-2+ADC)
Page51	73.Audio3(Discrete solution)
Page52	75.Wiegand/I2V-Input (GATE)
Page53	97.RS485 (GATE)
Page54	99.MARK

Index and Notes

Note

NOTE 1:

Component parameter description

1. DNP stands for component not mounted temporarily

2. If Value or option is DNP, which means the area is reserved without being mounted

NOTE 2:

Please use our recommended components to avoid too many changes.

For more informations about the second source,please refer to our AVL.

Generate Bill of Materials

Header:

Item\tPart\tDescription\tPCB Footprint\tReference\tQuantity\tOption

Combined property string:

{Item}\t{Value}\t{Description}\t{PCB Footprint}\t{Reference}\t{Quantity}\t{Option}

Graphic Description



Note



Option





Description


Revision History

Version	Date	Author	Change Note	Approved
V1.0	2020.04.09	Liyh	IPC REF Design V1.0 for RV1126_RV1109	
V1.1	2020.06.26	Liyh	IPC REF Design V1.1 for RV1126_RV1109 Update: 1.Add usb circuit for improving compability 2.Replace DDR3 template 3.Update some notes	
V1.2	2020.11.02	Liyh	IPC REF Design V1.2 for RV1126_RV1109 Update: 1. Add discrete power solution. 2. Add the discrete CODEC IC solution. 3. Change the IRCUT, PAN/TILT Driver.	
V1.3	2021.01.20	Liyh	IPC and Entrance gate REF Design V1.3 for RV1126_RV1109 Update: 1. Add the funtions of Entrance gate 2. The voltage of logic is raised to 0.825v. 3. Add ADC ES7202 to realize the following two functions: 1). Realize the function of single differential mic and differential loopback for RK809-2 power solution. 2). Realize the function of double differential mic and differential loopback for RK809-2 power solution. 4.The reference drawing of Entrance gate and IPC are combined into one schematic.The previously released reference schematic of Entrance gate will stop updating. For the Entrancel gate solution, please refer to this schematic. 5.Add a page of schematic instructions to explain that IPC and gate solution can select the corresponding schematic quickly.	


Rockchip Confidential

 瑞芯微电子		Rockchip Electronics Co., Ltd	
Project:	RV1126_RV1109_IPC_ENTRANCEGATE		
File:	02.Revision History		
Date:	Monday, January 25, 2021		Rev: V1.3
Designed by:	Yanhong.Li	Reviewed by: <Checker>	Sheet: 3 of 54





PMIC Power Diagram




The reference power on sequence of RK809-2 and discrete BUCK

Power Name	PMIC Channel	Time (step=2ms)	Default voltage	Supply Limit	Default ON/OFF	Sleep ON/OFF	Peak Current
VCC_BUCK5	RK809-2 BUCK5	Slot: 1	2.2V	2.5A	ON	ON	
VCC0V8_PMU	RK809-2 LDO3	Slot: 2	0.8V	0.1A	ON	ON	
VCC_0V8	RK809-2 LDO1	Slot: 2	0.8V	0.4A	ON	OFF	
VDD_ARM	RK809-2 BUCK2	Slot: 2	0.8V	2.5A	ON	OFF	0.73A@1.8GHz
VDD_NPU	RK809-2 BUCK1	Slot: 2	0.8V	2.0A	ON	OFF	1.34A@934MHz
VDD_VEP	RK809-2 BUCK1	Slot: 2	0.8V	2.0A	ON	OFF	0.77A@700MHz
VDD LOGIC	Ext (SY8089AAC)	Slot 1+3ms	0.8V	2.5A	ON	ON	1.75A
VCC_DDR	RK809-2 BUCK3	Slot: 3	1.5V	1.5A	ON	ON	
VCC1V8_PMU	RK809-2 LDO2	Slot: 3	1.8V	0.4A	ON	ON	
VCC_1V8	RK809-2 LDO4	Slot: 3	1.8V	0.4A	ON	OFF	
VCC3V3_SYS	RK809-2 BUCK4	Slot: 4	3.3V	1.5A	ON	ON	
VCC_3V3	RK809-2 SWOUT2	Slot: 4	3.3V	1.5A	ON	OFF	
VCCIO_SD	RK809-2 LDO8	Slot: 4	3.3V	0.4A	ON	OFF	
VCC3V3_SD	RK809-2 LDO9	Slot: 4	3.3V	0.4A	ON	OFF	
VCC1V8_DOVDD	RK809-2 LDO5		1.8V	0.4A	OFF	OFF	
VCC_DVDD	RK809-2 LDO6		1.2V	0.4A	OFF	OFF	
VCC_AVDD	RK809-2 LDO7		2.8V	0.4A	OFF	OFF	
VCC5V0_HOST	RK809-2 SWOUT1		5V	2.1A	ON	OFF	
RESET	RK809-2 sent out Reset signal for soc(SLOT:5(10ms))						

NOTE:VCC_DVDD and VCC_AVDD according to camera sensor voltage

Power Diagram



The reference power on sequence of discrete power


Power Name	Power Channel	the requirement of power on sequence	Default voltage	Supply Limit	Peak Current
VCC_0V8	LDO	1	0.8V	0.5A	
VDD_LOGIC	BUCK	2	0.8V	2.0A	1.75A
VDD_ARM	BUCK	2	0.8V	1.0A	0.73A
VDD_NPU_VGPU	BUCK	2	0.8V	3.0A	2.11A
VCC_1V8	LDO	3	1.8V	0.5A	
VCC_DDR	BUCK	4	1.1V/1.2V/1.35V/1.5V	2.0A	
VCC_3V3	BUCK or Switch	5	3.3V	2.0A	
VCC1V8_DVDD	LDO		1.8V	0.5A	
VCC1V2_DVDD	LDO		1.2V	0.5A	
VCC2V8_AVDD	LDO		2.8V	0.5A	
RESET					

NOTE:VCC_DVDD and VCC_AVDD according to camera sensor voltage

I2C MAP

Port	Pin Name	Domain	Bus Name	Pull-up voltage	Slave Device	Slave Addr (MS 7Bits)	Slave Bus Capability	Note
I2C0	I2C0_SCL/GPIO0_B4_u I2C0_SDA/GPIO0_B5_u	PMUI01	I2C0_SCL_PMIC I2C0_SDA_PMIC	VCC3V3_SYS	RK809-2	0x20		PMIC
I2C1	I2C1_SCL/GPIO1_D3_u I2C1_SDA/GPIO1_D2_u	VCCIO4	I2C1_SCL I2C1_SDA	VCC1V8_DOVDD				CIF camera
								MIPI camera
I2C2	I2C2_SCL/GPIO0_C2_d I2C2_SDA/GPIO0_C3_d	PMUI01	I2C2_SCL I2C2_SDA	VCC3V3_SYS	RTC			
I2C4	I2C4_SCL_M1/GPIO4_A0_d I2C4_SDA_M1/GPIO4_A1_d	VCCIO7	I2C4_SCL I2C4_SDA	VCC_3V3/VCC_1V8	3.3V:ES8311 1.8V:ES7202			
I2C5	I2C5_SCL_M0/GPIO2_A5_d I2C5_SDA_M0/GPIO2_B3_d	VCCIO5	I2C5_SCL I2C5_SDA	VCC_3V3	MS32006 CM32181A30P			

Rockchip Confidential



Rockchip Electronics Co., Ltd

Project:	RV1126_RV1109_IPC_ENTRANCEGATE		
File:	07.I2C MAP		
Date:	Wednesday, January 20, 2021	Rev:	V1.3
Designed by:	Yanhong.Li	Reviewed by:	<Checker>
		Sheet:	8 of 54

IO Power Domain Map

IO Domain	IO Group	Support of IO Voltage		Default Actual assigned IO Domain Voltage			Notes
		1.8V	3.3V	Net Name of Power Supply	Power Source	Voltage	
PMUIO0	<i>GPI00A</i>	✓	✓	<i>VCC1V8_PMU</i>	<i>RK809-2_LDO2</i>	<i>1.8V</i>	
PMUIO1	<i>GPI00BC</i>	✓	✓	<i>VCC3V3_SYS</i>	<i>RK809-2_BUCK4</i>	<i>3.3V</i>	
VCCIO1	<i>GPI00CD/GPIO1A</i>	✓	✓	<i>VCCIO_FLASH</i>	<i>RK809-2_LDO4</i>	<i>1.8V</i>	<i>GPI00_B3/FLASH_VOL_SEL pin defined as a set pin for VCCIO1 voltage.</i>
VCCIO2	<i>GPI01AB</i>	✓	✓	<i>VCCIO_SD</i>	<i>RK809-2_LDO8</i>	<i>3.3V</i>	
VCCIO3	<i>GPI01BCD</i>	✓	✓	<i>VCCIO3_VDD</i>	<i>RK809-2_LDO4</i>	<i>1.8V</i>	
VCCIO4	<i>GPI01D/GPIO2A</i>	✓	✓	<i>VCCIO4_VDD</i>	<i>RK809-2_LDO4</i>	<i>1.8V</i>	
VCCIO5	<i>GPI02ABCD/GPIO3A</i>	✓	✓	<i>VCCIO5_VDD</i>	<i>RK809-2_SWOUT2</i>	<i>3.3V</i>	
VCCIO6	<i>GPI03ABC</i>	✓	✓	<i>VCCIO6_VDD</i>	<i>RK809-2_LDO4</i>	<i>1.8V</i>	
VCCIO7	<i>GPI03D/GPIO4A</i>	✓	✓	<i>VCCIO7_VDD</i>	<i>RK809-2_LDO4</i>	<i>1.8V</i>	

Example:IPC + PMIC RK809-2 Solution Table of Content

Page01	00.Cover Page
Page02	01.Index and Notes
Page03	02.Revision History
Page04	03.IPC Block Diagram
Page05	
Page06	05.PMIC Power Diagram
Page07	
Page08	07.I2C MAP
Page09	08.IO Power Domain Map
Page10	09.Schematic instructions
Page11	10.RV1126/1109 Power/GND
Page12	11.RV1126/1109 OSC/PLL/PMUIO
Page13	12.RV1126/1109 DRAM Controller
Page14	13.RV1126/1109 Flash/SD
Page15	14.RV1126/1109 USB Controller
Page16	15.RV1126/1109 SARADC
Page17	16.RV1126/1109 VideoInput
Page18	17.RV1126/1109 VideoOutput
Page19	18.RV1126/1109 Audio
Page20	20.Power DC IN
Page21	21.Power PMIC RK809-2
Page22	22.POE Power Input
Page23	
Page24	
Page25	
Page26	26.USB Host
Page27	27.USB OTG
Page28	30.RAM DDR3 96P 2X16bit
Page29	
Page30	
Page31	
Page32	40.Flash eMMC Flash
Page33	
Page34	42.Flash-Micro-SD Card
Page35	
Page36	
Page37	46.VI-Camera MIPI-CSI/Sub-LVDS
Page38	
Page39	
Page40	49.IRC/Motor Driver(IPC)
Page41	50.light sensor
Page42	51.LED Driver
Page43	
Page44	60.WIFI/BT-SDIO 1T1R+UART
Page45	
Page46	67.Ethernet-EPHY_RMII
Page47	
Page48	70.Audio1(MIC/SPK/NO LOOPBACK)
Page49	
Page50	
Page51	
Page52	
Page53	
Page54	99.MARK

Example:IPC+ Discrete Solution Table of Content

Page01	00.Cover Page
Page02	01.Index and Notes
Page03	02.Revision History
Page04	03.IPC Block Diagram
Page05	
Page06	
Page07	06.Discrete Power Diagram
Page08	07.I2C MAP
Page09	08.IO Power Domain Map
Page10	09.Schematic instructions
Page11	10.RV1126/1109 Power/GND
Page12	11.RV1126/1109 OSC/PLL/PMUIO
Page13	12.RV1126/1109 DRAM Controller
Page14	13.RV1126/1109 Flash/SD
Page15	14.RV1126/1109 USB Controller
Page16	15.RV1126/1109 SARADC
Page17	16.RV1126/1109 VideoInput
Page18	17.RV1126/1109 VideoOutput
Page19	18.RV1126/1109 Audio
Page20	20.Power DC IN
Page21	
Page22	22.POE Power Input
Page23	23.Discrete Power for System
Page24	24.Discrete Power for Camera
Page25	
Page26	26.USB Host
Page27	27.USB OTG
Page28	30.RAM DDR3 96P 2X16bit
Page29	
Page30	
Page31	
Page32	40.Flash eMMC Flash
Page33	
Page34	42.Flash-Micro-SD Card
Page35	
Page36	
Page37	46.VI-Camera MIPI-CSI/Sub-LVDS
Page38	
Page39	
Page40	49.IRC/Motor Driver(IPC)
Page41	50.light sensor
Page42	51.LED Driver
Page43	
Page44	60.WIFI/BT-SDIO 1T1R+UART
Page45	
Page46	67.Ethernet-EPHY_RMII
Page47	
Page48	
Page49	
Page50	
Page51	73.Audio3(Discrete solution)
Page52	
Page53	
Page54	99.MARK


Example:Entrance Gate + PMIC RK809-2 Solution Table of Content

Page01	00.Cover Page
Page02	01.Index and Notes
Page03	02.Revision History
Page04	
Page05	04.Entrancegate Block Diagram
Page06	05.PMIC Power Diagram
Page07	
Page08	07.I2C MAP
Page09	08.IO Power Domain Map
Page10	09.Schematic instructions
Page11	10.RV1126/1109 Power/GND
Page12	11.RV1126/1109 OSC/PLL/PMUIO
Page13	12.RV1126/1109 DRAM Controller
Page14	13.RV1126/1109 Flash/SD
Page15	14.RV1126/1109 USB Controller
Page16	15.RV1126/1109 SARADC
Page17	16.RV1126/1109 VideoInput
Page18	17.RV1126/1109 VideoOutput
Page19	18.RV1126/1109 Audio
Page20	20.Power DC IN
Page21	21.Power PMIC RK809-2
Page22	22.POE Power Input
Page23	
Page24	
Page25	25.Power of IRCamera (GATE)
Page26	26.USB Host
Page27	27.USB OTG
Page28	30.RAM DDR3 96P 2X16bit
Page29	
Page30	
Page31	
Page32	40.Flash eMMC Flash
Page33	
Page34	42.Flash-Micro-SD Card
Page35	
Page36	
Page37	
Page38	47.Dual 2Lanes Camera (IR+RGB)
Page39	
Page40	
Page41	50.light sensor
Page42	51.LED Driver
Page43	55.LCD (GATE)
Page44	60.WIFI/BT-SDIO 1T1R+UART
Page45	
Page46	67.Ethernet-EPHY_RMII
Page47	
Page48	
Page49	71.Audio (one MIC+RK809-2+ADC)
Page50	
Page51	
Page52	75.Wiegand/12V-Input (GATE)
Page53	97.RS485 (GATE)
Page54	99.MARK

Power


U1000N
RV1126/RV1109
BGA409 14R00X14R00X0R90

NPU/LOGIC/VEPU/ARM Power




Supply for VCCIO1~7 Power


VCCIO_VDD_1V8





NOTE:
If any power domain of vccio 1 ~ vccio 7 is used,
then VCCIO_VDD_1V8 must be connected to 1.8V power supply



For NPU Power




For VEPU Power



U1000O
RV1126/RV1109
BGA409 14R00X14R00X0R90

VSS/AVSS



GND



Rockchip
瑞芯微电子

Rockchip Electronics Co., Ltd

Project:	RV1126_RV1109_IPC_ENTRANCEGATE		
File:	10.RV1126/1109_Power/GND		
Date:	Wednesday, January 20, 2021	Rev:	V1.3
Designed by:	Yanhong.Li	Reviewed by:	<Checker>
Sheet:	11 of 54		


OSC/PLL/PMUIO

U1000K
RV1126/RV1109
BGA409 14R00X14R00X0R90



NOTE:
PMUIO_VDD_0V8 and PLL_AVDD_0V8 share one power supply and one decoupling capacitor which is placed close to the pin position.

PMUIO_VDD_1V8 and PLL_AVDD_1V8 share one power supply and one decoupling capacitor which is placed close to the pin position




NOTE:
USB_CTRL must used GPIO0_C1


DDR Controller

U1000A
RV1126/RV1109
BGA409 14R00X14R00X0R90

DDR




Default: Networks for DDR3,




Option1: Networks for LPDDR3, Please delete them if not used.



Option2: Networks for DDR4, Please delete them if not used.




Option3: Networks for LPDDR4, Please delete them if not used.



C4 DDR_RST
E5 R1200 1 240R1 2
R0201


VREF_DDR

NOTE:
Pin M6 VREF_DDR is output.




USB Controller

U1000M
RV1126/RV1109
BGA409 14R00X14R00X0R90





- USB2.0 design rules:
1. Max intra-pair skew <4ps
 2. Max trace length<6inchs
 3. Max allowed via <6
 4. Trace impedance 90ohm+/-10%
 5. The distance between other signals follows the 3W rule.


This circuit is used to improve usb compatibility.
Note:
These components are close to R2502 to avoid long branches.



SARADC




U1000F
RV1126/RV1109
BGA409 14R00X14R00X0R90




BT1120 RX	DATA:CIF_DATA[15:0] Y[0:7]:CIF_DATA[8:15] Cb[0:7]:CIF_DATA[0:7] CLOCK:CIF_CLKIN
12bit CIF camera	CameraCIF[11:0]:CIF_DATA[15:4] XCLK:CIF_CLKOUT PCLK:CIF_CLKIN HSYNC:CIF_HSYNC VSYNC:CIF_VSYNC
10bit CIF camera	CameraCIF[9:0]:CIF_DATA[15:6] XCLK:CIF_CLKOUT PCLK:CIF_CLKIN HSYNC:CIF_HSYNC VSYNC:CIF_VSYNC
8bit CIF camera	CameraCIF[7:0]:CIF_DATA[15:8] XCLK:CIF_CLKOUT PCLK:CIF_CLKIN HSYNC:CIF_HSYNC VSYNC:CIF_VSYNC

MIPI-CSI Interface

MIPI_CSI_RX0 and MIPI_CSI_RX1 power pins are adjacent, so they share a decoupling capacitor. All the power filter capacitors should be placed close to the power pins of SOC.




I2C/SPI/MIPI-CLK



U1000E
RV1126/RV1109
BGA409 14R00X14R00X0R90

LCDC/RGMII/PWM

LCDC/RGMII/CIF/UART/JTAG/I2S/SPI/I2C




VCCIO5_VDD1
VCCIO5_VDD2

VCC_3V3

C1700
100nF
X5R
6.3V
C0201

UART DEBUG




MIPI-DSI Interface

U1000D
RV1126/RV1109
BGA409 14R00X14R00X0R90

MIPI DSI TX0



MIPI_DSI_TX0_D0P
MIPI_DSI_TX0_D0N
MIPI_DSI_TX0_D1P
MIPI_DSI_TX0_D1N
MIPI_DSI_TX0_D2P
MIPI_DSI_TX0_D2N
MIPI_DSI_TX0_D3P
MIPI_DSI_TX0_D3N
MIPI_DSI_TX0_CLKP
MIPI_DSI_TX0_CLKN
MIPI_DSI_TX0_AVDD_0V8
MIPI_DSI_TX0_AVDD_1V8



If use MIPI DSI ,E18 connect to VCC_0V8, G15 connect to VCC_1V8.
Otherwise, E18 and G15 don't need to supply power.


Audio Interface

U1000J
RV1126/RV1109
BGA409 14R00X14R00X0R90




NOTE:
If the audio of RK809-2 is used, then R1800=0R, R1801=DNP
If the audio of ES8311 is used, then R1800=DNP, R1801=0R.

12V/2A DCIN




VCC5V0_SYS



CLK_32K
I2C0_SDA_PMI
I2C0_SCL_PMI
PMIC_INT
PMIC_SLEEP
I2S0_MCLK_TX_M
I2S0_MCLK_RX_M
I2S0_LACK_TX_M
I2S0_LACK_RX_M
I2S0_SDIO_M
I2C2_SCL
I2C2_SDA

PMIC rk809-2 is recommended for the following solutions:
1) Rk1109 / rv1126 needs to be in standby mode;
2) There are more peripherals and solutions that need more power, such as those that require sd3.0 and screen functions.


PMIC RK809-2 DCDC




Discrete Power

Discrete power supply is recommended for the following solutions:
1) Less peripheral equipment and less power supply
2) Small PCB space
3) The following discrete power supply solutions can reduce some devices according to the actual products,
Please read the notes on the power supply below.


Power Sequence: 1 VCC_OV8




Power Sequence: 2 VDD_LOGIC




Power Sequence: 2 VDD_ARM




Power Sequence: 2 VDD_NPU_VEPU







Power Sequence: 3 VCC_1V8




Power Sequence: 4 VCC_DDR



Power Sequence: 5 VCC_3V3



If you use a discrete solution, the power supply can be connected directly and the resistance can be removed.




VDD_LOG/NPU/VEPU power supply selection	R2314	R2316	R2317	R2360	Voltage range	NOTE
VDD_LOG/NPU/VEPU three-way merge	24K	12K	330K	OR	0.72V~0.88V	(1)
only VDD_NPU_VEPU is powered together	11K	24K	130K	NC	0.715V~0.975V	(2)

NOTE:
(1) Logic is combined with NPU and vepu;
the maximum voltage is only 0.88V, which makes the frequency of NPU not run very high.
It is only suitable for rv1109 and rv1126 without NPU high performance.
(2) Only NPU is combined with vepu;
It is only suitable for rv1109 and rv1126 .

Discrete Power for Camera

CAM_EN >>


DVDD



Total delay time=1ms


SY8088AAC Soft start time is 1ms
About camra DVDD , if use BUCK supply for DVDD ,
it will cost less power consumption

Option: DVDD



RC delay time=1.02ms


AVDD



RC delay time=1.02ms


Total delay time=1ms

VCC1V8_DOVDD



RC delay time=1.02ms



NOTE:
It's recommended to use DCDC for the DVDD and AVDD of
camera for saving power consumption of battery solution.


 瑞芯微电子		Rockchip Electronics Co., Ltd	
Project:	RV1126_RV1109_IPC_ENTRANCEGATE		
File:	Discrete Power for Camera		
Date:	Wednesday, January 20, 2021	Rev:	V1.3
Designed by:	Yanhong.Li	Reviewed by:	<Checker>
		Sheet:	24 of 54

Entrance Gate Solution: Power of IRCamera



CAM_EN >>—————

NOTE:
The power on sequence is adjusted according to the camera.




		Rockchip Electronics Co., Ltd	
瑞芯微电子			
Project:	RV1126_RV1109_IPC_ENTRANCEGATE		
File:	25.Power of IRCamera(GATE)		
Date:	Wednesday, January 20, 2021	Rev:	V1.3
Designed by:	Yanhong.Li	Reviewed by:	<Checker>
		Sheet:	25 of 54

USB_HOST_DP << >> _____
 USB_HOST_DM << >> _____
 HOST_DRV_H >> _____






OTG_ID
OTG_DET_1V8
OTG_DP
OTG_DM





 <div style="display: inline-block; vertical-align: middle;"> <p>瑞芯微电子</p> <p>Rockchip Electronics Co., Ltd</p> </div>			
Project:	RV1126_RV1109_IPC_ENTRANCEGATE		
File:	27.USB OTG		
Date:	Monday, January 25, 2021	Rev:	V1.3
Designed by:	Yanhong.Li	Reviewed by:	<Checker> Sheet: 27 of 54

DDR3/DDR3L 2x16bit

Note:
This is DDR template<RV1126 RV1109 Template_DDR3P216SD4 V10 20200619>. 4 layers PCB.
If only need one pcs DDR, please must use U3000(lane0, lane2).
If need other template, please apply to RK.






Note: All the Power filter capacitors should be placed close to the power pins of DDR3






LPDDR3 1x32bit

NOTE:
The sequence of DQ shall be done according to the template
and shall not be adjusted or changed
Refer to the latest AVL for parts selection.

Note:
This is DDR template<RV1126_RV1109_Template_LP3S178P132SD6_V10_20200325>. Six layers PCB.




Note:
 $V_{ih}=VCC$
 $V_{il}=VCC \cdot Ron / (Ron + Rodt)$
 $VREFDQ_DDR = (V_{ih} + V_{il}) / 2$
eg: $VCC=1.2V$, $Ron=34ohm$, $Rodt=240ohm$
so, $V_{ih}=1.2V$, $V_{il}=0.149V$, $VREFDQ_DDR=0.674V$



DDR4 2x16bit

NOTE:
The sequence of DQ shall be done according to the template
and shall not be adjusted or changed
Refer to the latest AVL for parts selection.


Note:
This is DDR template<RV1126_RV1109_Template_DDR4P216DD6_V10_20200325>.Six layers PCB.
If only need one pcs DDR, please must use U3200(lane0, lane2).



LPDDR4 1x32bit

NOTE:
The sequence of DQ shall be done according to the template
and shall not be adjusted or changed
Refer to the latest AVL for parts selection.

Note:
This is DDR template<RV1126_RV1109_Template LP4S200P132SD6>. Six layers PCB.
If only need one pcs DDR, please must use U3200(lane0, lane2).





eMMC


NOTE:
Refer to the latest AVL for parts selection.

NOTE:
All the power filter capacitors should be placed close to the power pins of SOC.

U4000A
KLMAG2GEAC
BGA153 13R10X11R60X1R00_2L




NOTE:
Reserve testpoint for firmware update,
In the power on phase, if FLASH_D0= 0V,
the system will enter the maskROM mode




NAND FLASH


NOTE:
Refer to the latest AVL for parts selection.
Only support SLC NAND



NOTE:
All the power filter capacitors should be placed close to the power pins of SOC.



NOTE:
Reserve testpoint for firmware update,
In the power on phase, if FLASH_D0= 0V,
the system will enter the maskROM mode

 瑞芯微电子		Rockchip Electronics Co., Ltd				
Project:	RV1126_RV1109_IPC_ENTRANCEGATE					
File:	41.Flash-Nand Flash					
Date:	Wednesday, January 20, 2021			Rev:	V1.3	
Designed by:	Yanhong.Li	Reviewed by:	<Checker>	Sheet:	33 of 54	


TF CARD




Diagram showing the SDMMC0 pin connections. The pins are labeled SDMMC0_D0, SDMMC0_D1, SDMMC0_D2, SDMMC0_D3, SDMMC0_DET, SDMMC0_CMD, SDMMC0_CLK, and SDMMC0_PWR. The connections are as follows:

- SDMMC0_D0: Connected to a signal line.
- SDMMC0_D1: Connected to a signal line.
- SDMMC0_D2: Connected to a signal line.
- SDMMC0_D3: Connected to a signal line.
- SDMMC0_DET: Connected to a signal line.
- SDMMC0_CMD: Connected to a signal line.
- SDMMC0_CLK: Connected to a signal line.
- SDMMC0_PWR: Connected to a signal line.

NOTE:
Place the SDMMC0_CLK resistor closed to SOC for better signal quality if long trace.
The resistor can be deleted if trace is short.






Reserved for Discrete power solution



SPI Flash

NOTE:
Refer to the latest AVL for parts selection.






瑞芯微电子

Rockchip Electronics Co., Ltd

Project:	RV1126_RV1109_IPC_ENTRANCEGATE		
File:	43.Flash-SPI Flash		
Date:	Wednesday, January 20, 2021	Rev:	V1.3
Designed by:	Yanhong.Li	Reviewed by:	<Checker>
		Sheet:	35 of 54

CIF Camera Interface



Correspondence CIF data and BT1120/12bit/10bit/8bit CIF				
16bit CIF data	BT1120	12bit CIF camera	10bit CIF camera	8bit CIF camera
CIF_D0	BT1120_D0			
CIF_D1	BT1120_D1			
CIF_D2	BT1120_D2			
CIF_D3	BT1120_D3			
CIF_D4	BT1120_D4	D0		
CIF_D5	BT1120_D5	D1		
CIF_D6	BT1120_D6	D2	D0	
CIF_D7	BT1120_D7	D3	D1	
CIF_D8	BT1120_D8	D4	D2	D0
CIF_D9	BT1120_D9	D5	D3	D1
CIF_D10	BT1120_D10	D6	D4	D2
CIF_D11	BT1120_D11	D7	D5	D3
CIF_D12	BT1120_D12	D8	D6	D4
CIF_D13	BT1120_D13	D9	D7	D5
CIF_D14	BT1120_D14	D10	D8	D6
CIF_D15	BT1120_D15	D11	D9	D7





NOTE:
According to the current of the actual camera module, evaluate whether the current output by LDO can meet the requirement of two cameras using at the same time. If not, please add LDO to supply power


IPC Splution:
LVDS interface and mipicsi interface share pins,
only one of them can be selected at a time.

NOTE:

- 1) According to the current of the actual camera module, evaluate whether the current output by LDO can meet the requirement of two cameras using at the same time.
- 2) If not, please add LDO to supply power.
- 3) If the I2C addresses of the two cameras are the same, use another set of I2C.
- 4) Imx307, imx327 sensors must use LVDS interface, and use 4 lanes, HDR frame rate can meet the requirements


MIPI-CSI/Sub-LVDS_RX0 Interface



 瑞芯微电子		Rockchip Electronics Co., Ltd	
Project:	RV1126_RV1109_IPC_ENTRANCEGATE		
File:	46.VI-Camera_MIPI-CSI/Sub-LVDS		
Date:	Wednesday, January 20, 2021		Rev: V1.3
Designed by:	Yanhong.Li	Reviewed by: <Checker>	Sheet: 37 of 54


Entrance Gate Solution


2 lane Dual MIPI Camera



NOTE:


1. IMX307/IMAX 327 must use LVDS interface.
2. Pls. pay attention to the I2C address of sensors, don't use the same I2C address for two sensors.
3. About the pin FSYNC_IN, pls. connect 0R resistor first, and then connect to the PWM pin of soc.
4. LVDS0 interfaces and MIPI_CSI_RX0 interfaces are multiplex. The two interfaces cannot be used at the same time. It is the same rule for LVDS1 and MIPI_CSI_RX1.
5. If there are only two lanes need to used, pls. use lane0 and lane1.
6. The DOVDDs are combined for the sensor module recommended by RK, such as OV2718+GC2053, IMX307+GC2053. But if another two sensor modules are used, the DOVDDs are recommended to separate for the reason of power on sequence. It is needed to refine the pins of dual camera module.
7. The AVDDs of IR camera and RGB camera are needed to supply power separately. It's the same rule for DVDD.



 瑞芯微电子		Rockchip Electronics Co., Ltd			
Project:	RV1126_RV1109_IPC_ENTRANCEGATE				
File:	47.Dual MIPI-CS Camera(IR+RGB)				
Date:	Wednesday, January 20, 2021			Rev:	V1.3
Designed by:	Yanhong.Li	Reviewed by:	<Checker>	Sheet:	38 of 54

Entrance Gate Solution

4 lane dual LVDS/MIPI Camera



NOTE:

1. IMX307/IMAX 327 must use LVDS interface.

2. Pay attention to the I2C address of sensors, don't use the same I2C address for two sensors.


3. About the pin FSYNC_IN, pls. connect 0R resistor first, and then connect to the PWM pin of soc.

4. LVDS0 interfaces and MIPI CSI_RX0 interfaces are multiplex. The two interfaces cannot be used at the same time. It is the same rule for LVDS1 and MIPI CSI_RX1.

5. If there are only two lanes need to be used, pls. use lane0 and lane1.

6. The DOVDDs are combined for the sensor module recommended by RK, such as OV2718+GC2053, IMX307+GC2053. But if another two sensor modules are used, the DOVDDs are recommended to be separate for the reason of power on sequence. It is needed to refine the pins of dual camera module.

7. The AVDDs of IR camera and RGB camera are needed to supply power separately. It's the same rule for DVDD.




 瑞芯微电子		Rockchip Electronics Co., Ltd	
Project:	RV1126_RV1109_IPC_ENTRANCEGATE		
File:	48.Dual Sub-LVDS Camera(IR+RGB)		
Date:	Wednesday, January 20, 2021		Rev: V1.3
Designed by:	Yanhong.Li	Reviewed by: <Checker>	Sheet: 39 of 54


IPC Solution

IR Cut Driver

PAN/TILT Driver



Light Sensor




Rockchip Electronics Co., Ltd

Project:	RV1126_RV1109_IPC_ENTRANCEGATE			
File:	50. light sensor			
Date:	Wednesday, January 20, 2021	Rev:	V1.3	
Designed by:	Yanhong.Li	Reviewed by:	<Checker>	Sheet: 41 of 54

IR Driver


850nm Vrf=1.3V




NOTE:

1. IR-LED select 850nm wavelength.
2. Angle of the LED is 90 degree.
3. The total driver current is 120mA for better effect.


Whilt LED




LED Connector




Indicate LED




Entrance Gate Solution



TP





Rockchip Electronics Co., Ltd

瑞芯微电子

Project:

RV1126_RV1109_IPC_ENTRANCEGATE

File:

55. LCD(GATE)

Date:

Wednesday, January 20, 2021

Rev:

V1.3

Designed by:

Yanhong.Li


Reviewed by:

<Checker>

Sheet:

43 of 54

WIFI/BT Module




WIFI module		
Pin	AP6255	UWE5622
6	BT_WAKE	CHIP_EN
7	BT_HOST_WAKE	AP_INT
12	WL_REG_ON	RST_N
13	WL_HOST_WAKE	SD_INT


Note:
Yes: option circuit be mounted
No: option circuit not be mounted

OPTION	WIFI				BT	Crystals	VCCIO_SDIO	OPTION1	OPTION2	OPTION3
	a	b/g/n	ac	5GHz						
AW-CM256SM	Yes	Yes	Yes	Yes	4.2	37.4MHz	1.71~3.63V	Yes	Yes	Yes@SDIO2.0 No@SDIO3.0
AP6236/AP6212	No	Yes	No	No	4.2/4.0	26MHz	1.71~3.63V	Yes	Yes	No
AP6256/AP6255	Yes	Yes	Yes	Yes	5.0/4.2	37.4MHz	1.62~3.63V	Yes	Yes	Yes@SDIO2.0 No@SDIO3.0
RTL8189FTV Module F89FTSM12-W3	No	Yes	No	No	No	Module Integrated	1.8~3.3V	No	No	No
RTL8723DS Module 6223A-SRD	No	Yes	No	No	4.2	Module Integrated	1.62~3.63V	No	No	No
QCA9377 Module 8223A-SR	Yes	Yes	Yes	Yes	4.2	Module Integrated	1.7~3.45V	No	No	No
RTL8821CS Module 6221A-SRC	Yes	Yes	Yes	Yes	4.2	Module Integrated	1.7~3.45V	No	No	No
UWE5622	Yes	Yes	Yes	Yes	5.0	Module Integrated	1.62~1.98V	No	No	No

OPTION 1




OPTION 2




32K clock signal provided
by RK809-2 is used by default


RF Microstrip Z0= 50 ohm



WIFI RK912



Power Sequence



Power Consumption

State	VCCIO	VCC_33	VCC_11
Sleep	0.1mA	0.1mA	0.1mA
PowerSave(DTIM=1)	0.1mA	2.6mA	1.3mA
TX(11b 11M)	0.8mA	192mA	15.6mA
TX(11g 54M)	0.8mA	169.5mA	16.3mA
TX(11n 65M)	0.8mA	168.6mA	16.4mA
RX(11n 65M)	0.8mA	42.9mA	21.3mA

Note: All data test under continue mode
VCCIO test under 3.3V

RF Routing


Short and smooth routing with 50 ohm

No layer change, top layer best

Place GND via along RF trace

Integral reference GND for RF trace


Excavate L2 on RFIO pin and antenna pad



Other Routing Requirement

SDIO CLK trace must be surrounded by GND
Do not split L2 GND layer
Epad connet to GND by via alone, minimum 16 via
Pin 4/7/14/18 connet GND by separete via best

Optional



Note: Reserve pull-high resistors for SDIO data pins base on platform

Crystal Requirement


参数	规格		单位	描述
	最小	最大		
频率	40.000000		MHz	
频率偏差	+/-10		ppm	Frequency tolerance
工作温度	-20	80	°C	根据实际产品温度需求选择晶体型号
BSR	/	60	Ohm	

Crystal Routing


Close to RK912
Trace surround by GND
Other signal trace prohibited under crystal

Power Routing


Power trace follow star routing
Samll value capacitor closer to pin
10pF closest to pin, then 100nF, then 1uF



C6100 must be mounted




NPOR must be controlled by host



Note:C6109,C6110 value choose base on test

U6100





LDO
IO_OSC_AVDD
32.768K

Reserve matching component location for antenna


ANT6100
ANT4411DR
ANTPCB_44R00X11R00_DSR

50 Ohm RF trace













OPTION:GPHY















Close to CPU



OPTION1


































Default




10/100/1000M RMII ETHERNET


Default




Audio1(MIC/SPK/ NO LOOPBACK) for PMIC RK809-2 power solution




**SPK : RL 80hm,
1.5W output of class D of RK809-2**




**Option: RL 4 Ohm,
3W output of class D of CS8302**




OPTION LINE OUT



RK809-2+ADC(ES7202) for better loopback effect
One MIC+ SPK+LOOPBACK
for PMIC RK809-2 power solution




**SPK : RL 80hm,
1.5W output of class D
of RK809-2**



Differential LOOP BACK


loopback to ADC ES7202



NOTE :

Sample Rate:8KHz, C7108,C7115=6.8nF, C7111,C7113=68nF

Sample Rate:16KHz, C7108,C7115=4.7nF, C7111,C7113=47nF




RK809-2+ADC(ES7202) for better loopback effect


Dual MIC+ SPK+LOOPBACK

for PMIC RK809-2 power solution


NOTE: IO level=1.8V,VCCIO7=1.8V
The algorithm options for dual microphones are as follows:
1 algorithm for selecting the third party
2 choose rk dual mic algorithm, but need to apply for the right to use the algorithm



SPK : RL 80hm, 1.5W output of class D of RK809-2




Dual MIC




Differential LOOP BACK

loopback to the mic of RK809-2




NOTE:
Sample Rate:8KHz, C7210,C7216=6.8nF, C7213,C7217=68nF
Sample Rate:16KHz, C7210,C7216=4.7nF, C7213,C7217=47nF

Audio3 for Discrete Power solution



NOTE:
1. The MIC IN of ES8311 is recommended to use differential MIC.
2. There is a loopback function inside ES8311, so the hardware loopback circuit can be detected outside.
3. If the audio solution is changed, the loopback circuit will need to use. Here is the differential LOOP BACK circuit for reference.


SPK




Rockchip Electronics Co., Ltd

Project:	RV1126_RV1109_IPC_ENTRANCEGATE		
File:	73.Audio3(Discrete solution)		
Date:	Wednesday, January 20, 2021	Rev:	V1.3
Designed by:	Yanhong.Li	Reviewed by:	<Checker>
Sheet:	51	of	54


Wiegand IN




Wiegand OUT



Wiegand/Contactor-relay/12V-Input



Contact-relay



RS485