

RV1126_RV1109 Reference Design

RV1126_RV1109 Main difference		
	RV1126	RV1109
CPU	Quad A7	Dual A7
NPU	2.0Tops	1.2Tops
ISP	14M Pixel	5M Pixel

Reference Design Main Functions Introduction	
Power	RK809-2 + 1DCDC
RAM	EMMC/SLC NAND FLASH/SPI FLASH
ROM	DDR3L/DDR3/LPDDR3/LPDDR4
Interface	SDMMC/SDIO/MAC/LCD/CIF/MIPI_DSI/MIPI_CSI0/ MIPI_CSI1/LVDS0/LVDS1/I2S/PDM/USB/ADC

Table of Content

Page01	00.Cover Page
Page02	01.Index and Notes
Page03	02.Revision History
Page04	03.Block Diagram
Page05	04.Power Sequence
Page06	05.I2C MAP
Page07	06.IO Power Domain Map
Page08	10.RV1126/1109 Power/GND
Page09	11.RV1126/1109 OSC/PLL/PMUIO
Page10	12.RV1126/1109 DRAM Controller
Page11	13.RV1126/1109 Flash/SD
Page12	14.RV1126/1109 USB Controller
Page13	15.RV1126/1109 SARADC
Page14	16.RV1126/1109 VideoInput
Page15	17.RV1126/1109 VideoOutput
Page16	18.RV1126/1109 Audio
Page17	20.Power DC IN
Page18	21.Power PMIC
Page19	25.USB OTG
Page20	30.RAM DDR3 96P 2X16bit
Page21	40.Flash eMMC Flash
Page22	41.Flash Nand Flash(option)
Page23	42.Flash-Micro-SD Card
Page24	43.Flash SPI Flash(option)
Page25	47.VI-Camera MIPI-CSI
Page26	48.VI-Camera LVDS
Page27	49.LED Driver
Page28	55.LCD
Page29	60.WIFI/BT-SDIO 1T1R+UART
Page30	67.Ethernet-EPHY RMII
Page31	70.Audio Port1
Page32	71.Audio Port2(MIC option)
Page33	74.P-sensor CON
Page34	75.Wiegand/12V-Input
Page35	97.RS485/Debug
Page36	99.MARK

Index and Notes

Note

NOTE 1:

Component parameter description

1. DNP stands for component not mounted temporarily
2. If Value or option is DNP, which means the area is reserved without being mounted

NOTE 2:

Please use our recommended components to avoid too many changes.
For more informations about the second source,please refer to our AVL.

Generate Bill of Materials

Header:

Item\tPart\tDescription\tPCB Footprint\tReference\tQuantity\tOption

Combined property string:

{Item}\t{Value}\t{Description}\t{PCB Footprint}\t{Reference}\t{Quantity}\t{Option}


Graphic Description



Note



Option




Description


Revision History

Version	Date	Author	Change Note	Approved
V1.0	2020.06.08	Liyh	Entrancegate REF Design V1.0 for RV1126_RV1109	
V1.1	2020.07.02	Liyh	Entrancegate REF Design V1.1 for RV1126_RV1109 Update: 1.P25 Add usb circuit for improving compability 2.P49 IR_LED Driver current is changed. 3.DDR3 template is changed.	
V1.2	2020.07.21	Liyh	Entrancegate REF Design V1.2 for RV1126_RV1109 Update: 1.Add 4ch dual LVDS camera module interface.	
V1.3	2020.08.20	Liyh	Entrancegate REF Design V1.3 for RV1126_RV1109 Update: 1.It's added a 2R resistor for VCCIO_VDD_1V8 Pin. 2.It's added TF card function. 3.It's added RTC IC funtion. 4.The LDO5,LDO6,LDO7 are used to supply for RGB caemra module. 5.It's added discrete power for IR camera module. 6. It's added the description for dual MIPI/LVDS camera module. It's very important. 7.It's added the description for the IR LED. It's very important. 8.It's added the GPIO control for the VCC3V3-LCDandVCC1V8_LCD. 9.It's added Wiegand OUT function. 10. It's delected dectector funtion.	



Application Block Diagram



Power




RK809-2



RV1126_RV1109 Power-on Sequence

Power Name	PMIC Channel	Time (step=2ms)	Default voltage	Supply Limit	Default ON/OFF	Sleep ON/OFF	Peak Current
VCC_BUCK5	RK809-2 BUCK5	Slot: 1	2.2V	2.5A	ON	ON	
VCC0V8_PMU	RK809-2 LDO3	Slot: 2	0.8V	0.1A	ON	ON	
VCC_0V8	RK809-2 LDO1	Slot: 2	0.8V	0.4A	ON	OFF	
VDD_ARM	RK809-2 BUCK2	Slot: 2	0.8V	2.5A	ON	OFF	0.73A@1.8GHz
VDD_NPU	RK809-2 BUCK1	Slot: 2	0.8V	2.0A	ON	OFF	1.34A@934MHz
VDD_VEFU	RK809-2 BUCK1	Slot: 2	0.8V	2.0A	ON	OFF	0.77A@700MHz
VDD_LOGIC	Ext (SY8089AAC)	Slot 1+3ms	0.8V	2.5A	ON	ON	1.75A
VCC_DDR	RK809-2 BUCK3	Slot: 3	1.5V	1.5A	ON	ON	
VCC1V8_PMU	RK809-2 LDO2	Slot: 3	1.8V	0.4A	ON	ON	
VCC_1V8	RK809-2 LDO4	Slot: 3	1.8V	0.4A	ON	OFF	
VCC3V3_SYS	RK809-2 BUCK4	Slot: 4	3.3V	1.5A	ON	ON	
VCC_3V3	RK809-2 SWOUT2	Slot: 4	3.3V	1.5A	ON	OFF	
VCCIO_SD	RK809-2 LDO8	Slot: 4	3.3V	0.4A	ON	OFF	
VCC3V3_SD	RK809-2 LDO9	Slot: 4	3.3V	0.4A	ON	OFF	
VCC1V8_DOVDD	RK809-2 LDO5		1.8V	0.4A	OFF	OFF	
VCC_DVDD	RK809-2 LDO6		1.2V	0.4A	OFF	OFF	
VCC_AVDD	RK809-2 LDO7		2.8V	0.4A	OFF	OFF	
VCC5V0_HOST	RK809-2 SWOUT1		5V	2.1A	ON	OFF	
RESET	RK809-2 sent out Reset signal for soc(SLOT:5(10ms))						

NOTE:VCC_DVDD and VCC_AVDD according to camera sensor voltage




Rockchip Electronics Co., Ltd

Project:	RV1126_RV1109 GATE REF		
File:	04.Power Sequence		
Date:	Thursday, August 20, 2020	Rev:	V1.3
Designed by:	Yanhong.Li	Reviewed by:	<Checker>
		Sheet:	5 of 37

I2C MAP

Port	Pin Name	Domain	Bus Name	Pull-up voltage	Slave Device	Slave Addr (MS 7Bits)	Slave Bus Capability	Note
I2C0	I2C0_SCL/GPIO0_B4_u I2C0_SDA/GPIO0_B5_u	PMUIO1	I2C0_SCL_PMIC I2C0_SDA_PMIC	VCC3V3_SYS	RK809-2	0x20		PMIC
I2C1	I2C1_SCL/UART4_CTSN_M2/GPIO1_D3_u I2C1_SDA/UART4_RTSN_M2/GPIO1_D2_u	VCCIO1	I2C1_SCL I2C1_SDA	VCC1V8_DOVDD	GC2053			MIPI camera
					IMX307			MIPI camera
I2C2	I2C2_SCL/PWM4_M0/GPIO0_C2_d I2C2_SDA/PWM5_M0/GPIO0_C3_d	PMUIO1	I2C2_SCL I2C2_SDA	VCC3V3_SYS				RTC IC
I2C5	LCDC_D1/RGMII_CRS_M1/CIF_D1_M1/UART4_CTSN_M1/I2C5_SCL_M0/GPIO2_A5_d LCDC_D7/I2S2_MCLK_M1/CIF_D3_M1/UART5_CTSN_M1/SPI0_CS1n_M2/PWM0_M1/I2C5_SDA_M0/GPIO2_B3_d	VCCIO5	I2C5_SCL_M0 I2C5_SDA_M0	VCC_3V3				P-Sensor TP

Rockchip Confidential




Rockchip Electronics Co., Ltd

Project:	RV1126_RV1109 GATE REF				
File:	05.I2C MAP				
Date:	Thursday, August 20, 2020			Rev:	V1.3
Designed by:	Yanhong.Li	Reviewed by:	<Checker>	Sheet:	6 of 37

IO Power Domain Map

IO Domain	IO Group	Support of IO Voltage		Default Actual assigned IO Domain Voltage			Notes
		1.8V	3.3V	Net Name of Power Supply	Power Source	Voltage	
PMUIO0	<i>GPI00A</i>	✓	✓	<i>VCC1V8_PMU</i>	<i>RK809-2_LDO2</i>	<i>1.8V</i>	
PMUIO1	<i>GPI00BC</i>	✓	✓	<i>VCC3V3_SYS</i>	<i>RK809-2_BUCK4</i>	<i>3.3V</i>	
VCCIO1	<i>GPI00CD/GPIO1A</i>	✓	✓	<i>VCCIO_FLASH</i>	<i>RK809-2_LDO4</i>	<i>1.8V</i>	<i>GPI00_B3/FLASH_VOL_SEL pin defined as a set pin for VCCIO1 voltage domain after power-on reset.It is pull-up for 1.8V</i>
VCCIO2	<i>GPI01AB</i>	✓	✓	<i>VCCIO_SD</i>	<i>RK809-2_LDO8</i>	<i>3.3V</i>	
VCCIO3	<i>GPI01BCD</i>	✓	✓	<i>VCCIO3_VDD</i>	<i>RK809-2_LDO4</i>	<i>1.8V</i>	
VCCIO4	<i>GPI01D/GPIO2A</i>	✓	✓	<i>VCCIO4_VDD</i>	<i>RK809-2_LDO4</i>	<i>1.8V</i>	
VCCIO5	<i>GPI02ABCD/GPIO3A</i>	✓	✓	<i>VCCIO5_VDD</i>	<i>RK809-2_SWOUT2</i>	<i>3.3V</i>	
VCCIO6	<i>GPI03ABC</i>	✓	✓	<i>VCCIO6_VDD</i>	<i>RK809-2_LDO4</i>	<i>1.8V</i>	
VCCIO7	<i>GPI03D/GPIO4A</i>	✓	✓	<i>VCCIO7_VDD</i>	<i>RK809-2_LDO4</i>	<i>1.8V</i>	

Rockchip Confidential


 瑞芯微电子		Rockchip Electronics Co., Ltd	
Project:	RV1126_RV1109 GATE REF		
File:	06.IO Power Domain Map		
Date:	Thursday, August 20, 2020		Rev: V1.3
Designed by:	Yanhong.Li	Reviewed by:	<Checker>
		Sheet:	7 of 37

Power

GND

A1	VSS_1	VSS_53	K9
A21	AVSS_2	VSS_54	K12
B12	VSS_3	VSS_55	K13
C3	VSS_4	VSS_56	K14
C5	VSS_5	VSS_57	L2
C7	VSS_6	VSS_58	L5
C10	VSS_7	VSS_59	L6
C12	VSS_8	VSS_60	L11
D9	VSS_9	VSS_61	L12
D12	VSS_10	VSS_62	L13
D18	AVSS_11	VSS_63	L14
E4	VSS_12	VSS_64	L16
E6	VSS_13	VSS_65	M3
E8	VSS_14	VSS_66	M5
E9	VSS_15	VSS_67	M7
E10	VSS_16	VSS_68	M8
E11	VSS_17	VSS_69	M10
E12	VSS_18	VSS_70	M12
F3	VSS_19	VSS_71	M13
F5	VSS_20	VSS_72	M14
F7	VSS_21	VSS_73	M16
F8	VSS_22	VSS_74	N5
F9	VSS_23	VSS_75	N6
F10	VSS_24	VSS_76	N7
F11	VSS_25	VSS_77	N10
F12	VSS_26	VSS_78	N11
F13	VSS_27	VSS_79	N13
F14	AVSS_28	VSS_80	N14
F15	AVSS_29	VSS_81	N16
G2	VSS_30	VSS_82	P5
G5	VSS_31	VSS_83	P7
G6	VSS_32	VSS_84	P8
G10	VSS_33	VSS_85	P9
G11	VSS_34	VSS_86	P14
G12	VSS_35	VSS_87	P16
G13	VSS_36	VSS_88	R1
G16	AVSS_37	VSS_89	R5
G17	AVSS_38	VSS_90	R12
H4	VSS_39	VSS_91	R13
H5	VSS_40	VSS_92	R14
H6	VSS_41	VSS_93	T6
H7	VSS_42	VSS_94	T9
H10	VSS_43	VSS_95	T10
H15	VSS_44	VSS_96	T14
J5	VSS_45	VSS_97	T17
J6	VSS_46	VSS_98	V17
J12	VSS_47	VSS_99	W9
J14	VSS_48	VSS_100	W14
J16	VSS_49	VSS_101	AA1
K5	VSS_50	VSS_102	AA10
K6	VSS_51	VSS_103	AA21
K8	VSS_52		

OSC/PLL/PMUIO



NOTE:
PMUIO_VDD_0V8 and PLL_AVDD_0V8 share one power supply and one decoupling capacitor, which is placed close to the pin position.


PMUIO_VDD_1V8 and PLL_AVDD_1V8 share one power supply and one decoupling capacitor, which is placed close to the pin position

NOTE:
USB_CTRL must used GPIO0_C1

DDR Controller


U1000A
RV1126/RV1109
BGA409 14R00X14R00X0R90

DDR





USB Controller

U1000M
RV1126/RV1109
BGA409 14R00X14R00X0R90





USB2.0 design rules:
1. Max intra-pair skew <4ps
2. Max trace length<6inchs
3. Max allowed via <6
4. Trace impedance 90ohm+/-10%
5. The distance between other signals follows the 3W rule.



<div><div>Rockchip Electronics Co., Ltd</div></div>			
Project:	RV1126_RV1109 GATE REF		
File:	14.RV1126/1109_USB Controller		
Date:	Thursday, August 20, 2020	Rev:	V1.3
Designed by:	Yanhong.Li	Reviewed by:	<Checker>
		Sheet:	12 of 37

SARADC

U1000C
RV1126/RV1109
BGA409_14R00X14R00X0R90



Rockchip Electronics Co., Ltd

Project:		RV1126_RV1109 GATE REF	
File:		15.RV1126/1109_SARADC	
Date:	Thursday, August 20, 2020	Rev:	V1.3
Designed by:	Yanhong.Li	Reviewed by:	<Checker>
Sheet:		13 of 37	

CIF Interface

U1000F
RV1126/RV1109
BGA409 14R00X14R00X0R90




BT1120 RX	DATA:CIF_DATA[15:0] Y[0:7]:CIF_DATA[8:15] CB[0:7]:CIF_DATA[0:7] CLOCK:CIF_CLKIN
12bit CIF camera	CameraCIF[12:0]:CIF_DATA[15:4] XCLK:CIF_CLKROUT PCLK:CIF_CLKIN HSYNC:CIF_HSYNC VSYNC:CIF_VSYNC
10bit CIF camera	CameraCIF[10:0]:CIF_DATA[15:6] XCLK:CIF_CLKROUT PCLK:CIF_CLKIN HSYNC:CIF_HSYNC VSYNC:CIF_VSYNC
8bit CIF camera	CameraCIF[8:0]:CIF_DATA[15:8] XCLK:CIF_CLKROUT PCLK:CIF_CLKIN HSYNC:CIF_HSYNC VSYNC:CIF_VSYNC

MIPI-CSI Interface


MIPI CSI RX0 and MIPI CSI RX1 power pins are adjacent, so they share a decoupling capacitor
All the power filter capacitors should be placed close to the power pins of SOC.

U1000F
RV1126/RV1109
BGA409 14R00X14R00X0R90




I2C/SPI/MIPI-CLK

U1000G
RV1126/RV1109
BGA409 14R00X14R00X0R90



LCDC/RGMII/PWM

U1000E
RV1126/RV1109
BGA409 14R00X14R00X0R90




NOTE:
If it is need to use RGB LCD, then the RGMII/RMII interface in the VCCIO5 power domain can be used for ethernet function.

BT1120 TX	DATA:LCDC_DATA[15:0] Y[0:7]:LCDC_DATA[8:15] Cb[0:7]:LCDC_DATA[0:7] CLK:LCDC_CLK
6bit Serial RGB	DATA:LCDC_DATA[5:0] CLOCK:LCDC_CLK HSYNC:LCDC_HSYNC VSYNC:LCDC_VSYNC DE:LCDC_DEN
8bit Serial RGB	DATA:LCDC_DATA[7:0] CLOCK:LCDC_CLK HSYNC:LCDC_HSYNC VSYNC:LCDC_VSYNC DE:LCDC_DEN
16bit Parallel RGB(RGB656)	R[4:0]:LCDC_DATA[15:11] G[5:0]:LCDC_DATA[10:5] B[4:0]:LCDC_DATA[4:0] CLOCK:LCDC_CLK HSYNC:LCDC_HSYNC VSYNC:LCDC_VSYNC DE:LCDC_DEN
18bit Parallel RGB(RGB666)	R[5:0]:LCDC_DATA[17:12] G[5:0]:LCDC_DATA[11:6] B[5:0]:LCDC_DATA[5:0] CLOCK:LCDC_CLK HSYNC:LCDC_HSYNC VSYNC:LCDC_VSYNC DE:LCDC_DEN
24bit Parallel RGB(RGB888)	R[7:0]:LCDC_DATA[23:16] G[7:0]:LCDC_DATA[15:8] B[7:0]:LCDC_DATA[7:0] CLOCK:LCDC_CLK HSYNC:LCDC_HSYNC VSYNC:LCDC_VSYNC DE:LCDC_DEN


MIPI-DSI Interface

U1000D
RV1126/RV1109
BGA409 14R00X14R00X0R90






Audio Interface

U1000J
RV1126/RV1109
BGA409 14R00X14R00X0R90



DEFAULT:
I2S0 connect to RK809-2
IO level is 1.8V







瑞芯微电子

Rockchip Electronics Co., Ltd


Project:	RV1126_RV1109 GATE REF		
File:	18.RV1126/1109_Audio		
Date:	Thursday, August 20, 2020		Rev: V1.3
Designed by:	Yanhong.Li	Reviewed by: <Checker>	Sheet: 16 of 37

VCC5V0_SYS




 瑞芯微电子		Rockchip Electronics Co., Ltd	
Project:	RV1126_RV1109 GATE REF		
File:	20.Power_DC IN		
Date:	Thursday, August 20, 2020		Rev: V1.3
Designed by:	Yanhong.Li	Reviewed by:	<Checker>
		Sheet:	17 of 37

PMIC RK809-2 DCDC




PMIC RK809-2 LDO




NOTE:
LDO8 and LDO9 output 3.3V default.
If there isn't SD card function,
LDO8 and LDO9 can be used for other
function.


PMIC RK809-2 Management




PMIC RK809-2 CODEC



NOTE:
1. If it still needs the RTC function when the system is poweroff, the RTC IC is recommended to use.
2. When the RTC IC is used, then the 32.768KHz crystal for the RK809-2 isn't needed.
3. The 32.768KHz crystal should connect to RTC IC.





VDD_LOGIC




Discrete Power for Camera

NOTE:
The power on sequence is adjusted according to the camera.






USB2.0 OTG





DDR3/DDR3L 2x16bit

Note:
This is DDR template<RV1126 RV1109 Template_DDR3P216SD4 V10 20200619>. 4 layers PCB.
If only need one pcs DDR, please must use U3000(lane0, lane2).
If need other template, please apply to RK.



Note: All the Power filter capacitors should be placed close to the power pins of DDR3




eMMC



NOTE:
Refer to the latest AVL for parts selection.

NOTE:
All the power filter capacitors should be placed close to the power pins of SOC.


U4000A
KLMAG2GEAC
BGA153 13R10X11R60X1R00_2L



NOTE:
R4000 place close to SOC





NOTE:
Reserve testpoint for firmware update,
In the power on phase, if FLASH_D0= 0V,
the system will enter the maskROM mode


 瑞芯微电子		Rockchip Electronics Co., Ltd	
Project:	RV1126_RV1109 GATE REF		
File:	40.Flash-eMMC Flash		
Date:	Thursday, August 20, 2020	Rev:	V1.3
Designed by:	Yanhong.Li	Reviewed by:	<Checker>
		Sheet:	22 of 37

NAND FLASH


NOTE:
Refer to the latest AVL for parts selection.
Only support SLC NAND



NOTE:
All the power filter capacitors should be placed close to the power pins of SOC.




NOTE:
Reserve testpoint for firmware update,
In the power on phase, if FLASH_D0= 0V,
the system will enter the maskROM mode

 瑞芯微电子		Rockchip Electronics Co., Ltd	
Project:	RV1126_RV1109 GATE REF		
File:	41.Flash-Nand Flash		
Date:	Thursday, August 20, 2020		Rev: V1.3
Designed by:	Yanhong.Li	Reviewed by:	<Checker>
Sheet:	23 of 37		

TF CARD





NOTE:
Place the SDMMC0_CLK resistor closed to SOC for better signal quality if long trace.
The resistor can deleted if trace is short.




SPI Flash

NOTE:
Refer to the latest AVL for parts selection.





2 lane Dual MIPI Camera




NOTE:

1. IMX307/IMAX 327 must use LVDS interface.
2. Pls. pay attention to the I2C address of sensors, don't use the same I2C address for two sensors.
3. About the pin FSYNC_IN, pls. connect 0R resistor first, and then connect to the PWM pin of soc.
4. LVDS0 interfaces and MIPI_CSI_RX0 interfaces are mutiplex. The two interfaces cannot be used at the same time. It is the same rule for LVDS1 and MIPI_CSI_RX1.
5. If there are only two lanes need to used, pls.use lane0 and lane1.
6. The DOVDDs are combined for the sensor module recommended by RK, such as OV2718+GC2053, IMX307+GC2053. But If another two sensor modules are used, the DOVDDs are recommended to separate for the reason of power on sequence. It is needed to refine the pins of dual camera module.
7. The AVDDs of IR camera and RGB camera are needed to supply power separately. It's same rule for DVDD.



 瑞芯微电子		Rockchip Electronics Co., Ltd	
Project:	RV1126_RV1109 GATE REF		
File:	47.VI-Camera_MIPI-CSI		
Date:	Thursday, August 20, 2020		Rev: V1.3
Designed by:	Yanhong.Li	Reviewed by:	<Checker>
Sheet:	26		of 37

4 lane dual LVDS Camera



NOTE:

1. IMX307/IMAX 327 must use LVDS interface.

2. Pay attention to the I2C address of sensors, don't use the same I2C address for two sensors.


3. About the pin FSYNC_IN, pls. connect 0R resistor first, and then connect to the PWM pin of soc.

4. LVDS0 interfaces and MIPI_CSI_RX0 interfaces are multiplex. The two interfaces cannot be used at the same time. It is the same rule for LVDS1 and MIPI_CSI_RX1.

5. If there are only two lanes need to be used, pls. use lane0 and lane1.

6. The DOVDDs are combined for the sensor module recommended by RK, such as OV2718+GC2053, IMX307+GC2053. But if another two sensor modules are used, the DOVDDs are recommended to be separate for the reason of power on sequence. It is needed to refine the pins of dual camera module.

7. The AVDDs of IR camera and RGB camera are needed to be supplied separately. It's the same rule for DVDD.



Rockchip
瑞芯微电子

Rockchip Electronics Co., Ltd

Project: RV1126_RV1109 GATE REF

File: 48.VI-Camera_LVDS

Date: Thursday, August 20, 2020


Rev: V1.3

Designed by: Yanhong.Li


Reviewed by: <Checker>

Sheet: 27 of 37


IR_LED




Whilt LED




LED Connector



Indicate LED





LCD




NOTE: The MOS and GPIO are used to control the time-sequence for some LCDs.
If there isn't TF card funtion, then the LDO9 of RK809-2 can supply power for VCCLCD_3V3.
Then the MOS control circuit can be deleted for VCCLCD_3V3.

TP




 瑞芯微电子		Rockchip Electronics Co., Ltd	
Project:	RV1126_RV1109 GATE REF		
File:	49.IRC/Motor Driver		
Date:	Thursday, August 20, 2020		Rev: V1.3
Designed by:	Yanhong.Li	Reviewed by:	<Checker>
		Sheet:	29 of 37

WIFI/BT Module




WIFI module		
Pin	AP6255	UWE5622
6	BT_WAKE	CHIP_EN
7	BT_HOST_WAKE	AP_INT
12	WL_REG_ON	RST_N
13	WL_HOST_WAKE	SD_INT

Note:
Yes: option circuit be mounted
No: option circuit not be mounted




OPTION	WIFI				BT	Crystals	VCCIO_SDIO	OPTION1	OPTION2	OPTION3
	a	b/g/n	ac	5GHz						
AW-CM256SM	Yes	Yes	Yes	Yes	4.2	37.4MHz	1.71~3.63V	Yes	Yes	Yes@SDIO2.0 No@SDIO3.0
AP6236/AP6212	No	Yes	No	No	4.2/4.0	26MHz	1.71~3.63V	Yes	Yes	No
AP6256/AP6255	Yes	Yes	Yes	Yes	5.0/4.2	37.4MHz	1.62~3.63V	Yes	Yes	Yes@SDIO2.0 No@SDIO3.0
RTL8189FTV Module F89FTSM12-W3	No	Yes	No	No	No	Module Integrated	1.8~3.3V	No	No	No
RTL8723DS Module 6223A-SRD	No	Yes	No	No	4.2	Module Integrated	1.62~3.63V	No	No	No
QCA9377 Module 8223A-SR	Yes	Yes	Yes	Yes	4.2	Module Integrated	1.7~3.45V	No	No	No
RTL8821CS Module 6221A-SRC	Yes	Yes	Yes	Yes	4.2	Module Integrated	1.7~3.45V	No	No	No
UWE5622	Yes	Yes	Yes	Yes	5.0	Module Integrated	1.62~1.98V	No	No	No




OPTION1: single end MIC, single loopback


MIC



LOOP BACK




OPTION LINE OUT




DEFAULT: no loopback, use differential MIC

Differential MIC



RK809-2 SPK OUT



Rockchip Electronics Co., Ltd

Project: RV1126_RV1109 GATE REF

File: 70.Audio Port1

Date: Thursday, August 20, 2020

Rev: V1.3


Designed by: Yanhong.Li

Reviewed by: <Checker>

Sheet: 32 of 37


OPTION:
PDM MIC + RK809-2 SPK OUT+Differential LOOP BACK

PDM MIC




NOTE:
The SDI line should have a 100kohm PD resistor to discharge the line during the time that all microphones on the bus have tristated their outputs.


RK809-2 SPK OUT



Differential LOOP BACK




P-sensor




Rockchip Electronics Co., Ltd

Project:	RV1126_RV1109 GATE REF			
File:	74.P-sensor Connector			
Date:	Thursday, August 20, 2020	Rev:	V1.3	
Designed by:	Yanhong.Li	Reviewed by:	<Checker>	Sheet: 34 of 37


Wiegand IN




Wiegand OUT





Wiegand/Contactor-relay/12V-Input



Contact-relay



[illegible]



<div><div><div>Rockchip</div><div>瑞芯微电子</div></div><div>Rockchip Electronics Co., Ltd</div></div>				
Project:	RV1126_RV1109 GATE REF			
File:	99.MARK/HOLE			
Date:	Thursday, August 20, 2020		Rev:	V1.3
Designed by:	Yanhong.Li	Reviewed by:	<Checker>	Sheet: 37 of 37