



MODE[3:0]	BOOT MODE	Descritpion
0000	PS JTAG	PS JTAG Interface
0001	Quad_SPI(24b)	24-Bit addresssing(QSPI24)
0010	Quad_SPI(32b)	32-Bit addresssing(QSPI32)
0011	SD0(2.0)	SD2.0
0101	SD1(2.0)	SD2.0
0110	eMMC(1.8V)	eMMC version 4.5 at 1.8V
0111	USB0(2.0)	USB 2.0 only
1110	SD1 LS(3.0)	SD 3.0



JTAG Connector






Www.alinx.com
Title
Page02 Z7 Bank0 & BANK503


Size Document Number AXU2CG开发板 Schematics
Date: Monday, May 10, 2021 Sheet 2 of 25


ALINX Confidential




ALINX Confidential

www.alinx.com
Title
PAGE03 Z7 MIO-Config
Size Document Number
AXU2CG开发板 Schematics
Date: Monday, May 10, 2021 Sheet 3 of 25








XCZU2CG-1SFVC784E


www.alinx.com

Title
PAGE06 Z7 Bank65_66

Size Document Number AXU2CG开发板 Schematics 1.0


Date: Monday, May 10, 2021 Sheet 6 of 25








www.alinx.com
Fite
PAGE07 Z7 Bank505

Size Document Number
AXU2CG开发板 Schematics
Date: Monday, May 10, 2021 Sheet 7 of 25













www.alinx.com
Title
PAGE11 PS_DDR4_2
Size Document Number AXU2CG开发板 Schematics Rev 1.0
Date: Thursday, December 03, 2020 Sheet 11 of 25





www.alinx.com
Title
PAGE12 PS_DDR4_3
Size Document Number AXU2CG开发板 Schematics Rev 1.0
Date: Thursday, December 03, 2020 Sheet 12 of 25




















PCIE X1 Socket






www.alinx.com
Title PAGE20 PS UART
Size Document Number AXU2CG开发板 Schematics Rev 1.0
Date: Thursday December (3, 2020 Sheet 20 of 25

ALINX Confidential





PS_IIC1: IIC ADDRESS IS 0x76

Www.alinx.com
Fitte PAGE22 CLOCK
Size Document Number AXU2CG开发板 Schematics
Date: Date: December (3.2020 Sheet 22 of 25

