

## Switching Algebra

### (1) Impedency

$$x \cdot x = x$$

$$x + x = x$$

$$x+1=x$$

$$x+0=x$$

$$x \cdot 0=0$$

$$x \cdot 1=x$$

### (2) Commutative

$$x+y=y+x$$

$$x \cdot y = y \cdot x$$

### (3) Complement

$$x+x'=1$$

$$x \cdot x'=0$$

### (4) Distributive

$$x(y+z) = xy + xz$$

$$x+yz = (xy) + (xz)$$

### (5) Associative

$$(x+y)+z = x+(y+z)$$

$$(x \cdot y) \cdot z = x \cdot (y \cdot z)$$

## Switching Expression

↳ finite no of combinations of switching variables and const using (+, ., NOT)

$$\text{ex: } x+y'z + xz$$

### Properties:

#### (1) Absorption

$$x+xy = x$$

$$x+x'y = x+y$$

#### (2) Dual

$$x \cdot (x'+y) = xy$$

$$\Rightarrow x \cdot x' + xy = xy \Rightarrow xy + x'z + yz = xy + x'z$$

#### (3) Consensus

$$\begin{aligned} xy + x'z + yz &= xy + x'z + yz \\ &= xy + x'z + yz(x+x') \\ &= xy(1+z) + x'z(1+y) \\ &= xy + x'z. \end{aligned}$$

## DeMorgan's Law

$$(1) (xy)' = x'y'$$

$$(2) (x+y)' = x'y'$$

$$\text{eg } (x+y)[x \cdot (y'+z')] + x'y' + x'z' \quad \text{Simplify}$$

$$= (x+y)[x+yz] + x'y' + x'z'$$

$$= x + xy + yz + x'y' + x'z'$$

$$= (x+x')(x+y)' + yz + x'z'$$

$$= x+y' + yz + x'z' = x+y' + z' + yz$$

$$= x+z' + y' + z' = x+y+1 = 1 \text{ Always.}$$

## Switching function

$$f(a, b, c) = a+bc$$

↳ draw truth table


This is one way of representing

## Standard Form

### Circuits

- ↳ combinational  $\rightarrow$  only input
- ↳ sequential  $\rightarrow$  input and previous memory(o/p)

### Combinational Circuit



cc  $\rightarrow$  has logic gates in it


### Arithmetic logic unit

- ↳ performs arithmetic and logical operations
- ↳ adder & gates  $\Rightarrow$  addition subtraction
- ↳ 2's complement ckt, half adder, full adder.

### Full adder

$$\Sigma = A \oplus B \oplus C_{in}$$

$$C_0 = AB + AC_{in} + BC_{in}$$



## Logic Design

Circuits are designed using gates

AND    OR    XOR    NOT    NAND    NOR    gates

< 10 gates  $\rightarrow$  SSI

10-100 "  $\rightarrow$  MSI



100-1000 "  $\rightarrow$  LSI

>1000 "  $\rightarrow$  VLSI

NAND-NAND  $\Rightarrow$  AND-OR



NOR-NOR  $\Rightarrow$  OR-AND

Q Identify min no of NAND gates



$$3+2=5$$

Q What does this example mean?




$$(B+A\bar{C}), (\bar{C}+\bar{A}B)$$

$$= B(\bar{A}+\bar{C}) \cdot C(\bar{A}+\bar{B}) = B\bar{A}\bar{C} + B\bar{C} = B\bar{A}\bar{C} + C'$$

Q Find no. of 2-input NOR gates for  $f = P + Q + R$


Ans  $P + Q + R = (P + Q)'(P + R)'$



Q Find min NOR gates for  $f = x + x\bar{y} + x\bar{y}z$


Ans  $= x \oplus (1 + \bar{y} + \bar{y}z) = x$  0 NOR gates

Q What is this?



Ans XOR gate

Half Adder




$$F_1 = P \oplus Q$$

$$F_2 = PQ$$

P	Q	F <sub>1</sub>	F <sub>2</sub>
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

Half Subtractor




$$F_1 = P \ominus Q$$

$$F_2 = \overline{P}Q$$

S	B	F <sub>1</sub>	F <sub>2</sub>
0	0	0	0
0	1	1	1
1	0	1	0
1	1	0	0

Comparator



$$F_2 = P'Q' + PQ$$

$$F_1 = P'Q$$


~~$$F_3 = PQ'$$~~

<u>P, Q</u>	<u>F<sub>2</sub></u>	<u>F<sub>1</sub></u>	<u>F<sub>3</sub></u>	
0 0	1	0	0	$F_2 \Rightarrow P=Q$
0 1	0	1	0	$F_1 \Rightarrow P < Q$
1 0	0	0	1	$F_3 \Rightarrow P > Q$
1 1	1	0	0	


### Multiplexer (MUX)

switch that connects one set of  $n$  inputs to output.  
 it can't change logic, it only connects if p & p.  
 it is functionally complete

~~4:1 MUX~~



$$f = \bar{S}_1 \bar{S}_0 I_0 + \bar{S}_1 S_0 I_1 + S_1 \bar{S}_0 I_2 + S_1 S_0 I_3$$



Q Prove MUX is functionally complete (2:)

Ans

AND

$$\overline{A_0} = B$$

$$I_0 = D$$

$$I_1 = A$$

OR

$$\overline{A_0} = B$$

$$I_1 = \overline{A}$$


$$I_2 = \overline{B}$$

NOT

$$\overline{A_0} = A$$

$$I_1 = \overline{D}$$

$$I_2 = D$$



$$f = A'B'I_0 + A'BI_1 + AB'I_2 + ABI_3$$

$$g(A, B) = \bar{A}\bar{B} + AB$$

$$= A'B'(1) + A'B(0) + AB'(0) + AB(1)$$

keep  $(I_0, I_1, I_2, I_3)$  as  $(1, 0, 0, 1)$


B.  $g = \bar{A}\bar{B}C + \bar{A}BC + \bar{A}\bar{B}C + ABC$

$$= \bar{A}\bar{B}(C) + \bar{A}B(1) + A\bar{B}(0) + ABC(C)$$

Q.  $f(A, B, C) = \sum(1, 2, 4, 6, 7)$

Ans.  $= \bar{A}\bar{B}\bar{C} + \bar{A}\bar{B}C + A\bar{B}\bar{C} + AB\bar{C} + ABC$

$$= \bar{A}\bar{B}(C) + \bar{A}B(\bar{C}) + A\bar{B}(\bar{C}) + AB(1)$$




Enable

Add a wire  $E$  if  $E$  to every and gate of MUX

When  $E = 0$ , MUX = OFF

$E = 1$ , ... = ON

Q



find  $f$ ?

Ans.  $f = \bar{Z}(XY\bar{Z} + XY\bar{Z} + Y\bar{X} + Y\bar{Y}\bar{Z})$

$$= \bar{Z}(XY + Y\bar{Z})$$

$$= XY\bar{Z}$$

Q

$$F = \sum(2, 3, 5, 6, 7)$$

Ans.  $f_1 = \bar{A}\bar{B}\bar{C} + \bar{A}\bar{B}C + A\bar{B}\bar{C} + ABC$

$$= (0)\bar{B}\bar{C} + (1)\bar{B}C + (1)B\bar{C} + (1)BC$$

a)  $S_1 = B, S_0 = C$


$f_2 = \text{reverse } (\checkmark)$

b)  $S_1 = C, S_0 = B$

LL

Q)  $F(A,B,C) = \Sigma(2,3,8,6,7)$

8) Find func



$$g = B'A + B \cdot A = A\bar{B} + AB$$

$$F = \bar{C}I_0 + CI_1$$


$$= \bar{C}(A\bar{B} + B) + CR$$

$$= A\bar{B}\bar{C} + B\bar{C} + CR$$

$$= A\bar{B}\bar{C} + A\bar{B}C + \bar{A}\bar{B}\bar{C} + ABC + \bar{A}\bar{B}C$$

$$= \Sigma(2,3,4,6,7)$$

Q



~~$x_1 \cdot 0$~~

$+ x_1 \cdot 1$

$\bar{x}_2 \bar{x}_1 + x_2 x_1$


$= x_1 \oplus x_2$

$\bar{x}_1 (\bar{x}_2 \bar{x}_1 + x_2 x_1) + x_1 x_2$

~~$\bar{x}_1 \bar{x}_2 + x_1 x_2$~~

$x_1 \odot x_2$

Q



find P, Q


$$(RA + RB)P + (\bar{R}A + R\bar{B})Q$$

$$= (R + \bar{A})(\bar{R} + \bar{B})P + A\bar{R}Q + B\bar{R}Q$$

$$= R\bar{B}P + \bar{A}\bar{R}P + \bar{A}\bar{B}P + A\bar{R}Q + B\bar{R}Q$$

Solve using options

2:1 → 8:1



for  $m \times l$  from  $k \times l$   
keep on doing  $m/k$  till you get 1.

e.g. 32x1 using  $\log_2 32 = 5$

$$32/4 \rightarrow 8$$


$$8/4 \rightarrow 2$$

$$2/2 \rightarrow 1, (x) \rightarrow 1$$

So,  $\log_2 n \geq m$


$$D = \sum_{k=1}^{\log_2 n} \frac{m}{N_k}$$
 for  $m \times 1$  using  $\log_2 N \times 1$

Use select lines from R to L.



↳ also depends on type of  
input

## Full adder using half adder




$$\Sigma = A \oplus B \oplus C_{in}$$

$$\begin{aligned} C_0 &= C_{01} + C_{02} = AB + (A \oplus B)C_{in} \\ &= AB(1 + C_{in}) + A\bar{B}C_{in} + \bar{A}BC_{in} \\ &= AB + AC_{in}(B + \bar{B}) + BC_{in}(A + \bar{A}) \\ &= AB + AC_{in} + BC_{in}. \end{aligned}$$

## Binary parallel adder


{ adds n bit

{ has n full adder



nibble carry adder!

## Parallel adder




## Subtraction (2's Complement)

{ add a not gate to all B inputs.

## Full Subtractor

$$D = A \oplus B + B_{in}$$


$$B = A'B + A'B_{in} + BB_{in}$$




## Full Subtractor using Half Subtractor

Same as adder

Add an invert as a switch from adder to sub.



## Decoder




Decoding: conversion of  $n$  bit input code to  $m$  bit output code with  $n \leq m \leq 2^n$  s.t. each code is an unique output


→ It is an ~~min~~tern generator.

## Use

### Home automation



Decoder can have a enable




## 2-4 decoder (with enable)

$\rightarrow 2 \text{ inp } (A_1, A_0)$   
 $\rightarrow 2^2 \text{ o/p } (D_0, - , D_3)$

Truth Table

<u>EN</u>	<u>A<sub>1</sub></u>	<u>A<sub>0</sub></u>	<u>D<sub>0</sub></u>	<u>D<sub>1</sub></u>	<u>D<sub>2</sub></u>	<u>D<sub>3</sub></u>
0	x	x	0	0	0	0
1	0	0	1	0	0	0
1	0	1	0	1	0	1
1	1	0	0	0	1	0
1	1	1	0	0	0	1




## 3-8 Decoder

<u>A<sub>2</sub></u>	<u>A<sub>1</sub></u>	<u>A<sub>0</sub></u>	<u>D<sub>0</sub></u>	<u>D<sub>1</sub></u>	<u>D<sub>2</sub></u>	<u>D<sub>3</sub></u>	<u>D<sub>4</sub></u>	<u>D<sub>5</sub></u>	<u>D<sub>6</sub></u>	<u>D<sub>7</sub></u>	<u>D<sub>8</sub></u>
0	0	0	✓								
0	0	1		✓							
0	1	0			✓						
0	1	1				✓					
1	0	0					✓				
1	0	1						✓			
1	1	0							✓		
1	1	1								✓	

Simple logic diagram  
like earlier.



## 3-8 using 2-4



DeMUX (does reverse of MUX)

↳ ~~1 output~~

1 input  $\rightarrow 2^n$  outputs



Demux v/s Decoder

→  $1 \times 4$  demux is just a  $2 \times 4$  decoder with enable.

↳  $S_1, S_0 \rightarrow$  decoder input

↳  $E \rightarrow$  decoder enable.

DEMUX  $\Rightarrow$  Decoder with Enable

Decoder generates all minterms


↳ so we can write func with it

Encoder

Encoding → opposite of decoding - conversion of  $m$  bit i/p

to  $n$ -bit o/p code with  $n \leq m \leq 2^k$  s.t. each valid

code word produces a unique output code.




$$A_0 = D_0 + D_3 + D_5 + D_7$$

$$A_1 = D_1 + D_5 + D_6 + D_7$$

$$A_2 = D_2 + D_3 + D_6 + D_7$$

## Sequential Circuit



- it is a comb. ckt with feedback through memory
- ↳ stored info at any time is state
- o/p depends on i/p and previous o/p
- next state depends on i/p & present state
- also called sequential machines / state machine
- info stored in memory elements at particular time defines the state of seq ckt.

### Type

#### (1) Synchronous

↳ when change of state occurs at discrete instants of time controlled by a clock

#### (2) Asynchronous

↳ when machine is not clocked and the transition is decided by a change in input, and the change might occur at any time interval.

↳ uses time delay devices

### Synch

↳ achieved by clock signal of fixed amp

↳ timing device called master-clock generator gives CLK.

↳ clock signals are generated in a periodic train of clock pulses of 0 & 1

↳ also called clocked seq. ckt

### Mealy Machine (Seq Ckt)

↳ a machine in which  $s(t+1)$  is determined by  $s(t)$  and present i/p  $x(t)$ .

$$s(t+1) = \{f(s(t), x(t))\}$$

↳  $\rightarrow$  state transition function.


## Moore Model

↳ O/p is a function of only present state and independent of external output.

$$z(t) = f\{s(t)\} \quad f \rightarrow \text{output func}$$

↳ eg : counter, depends only on present count

## Synch



→ deploys a clock, which determines when computational stuff occurs

→ storage elements used in clocked seq. ckts are called flipflops

↳ they can store 0/1

↳ a ckt may have many flipflops

↳ they only update with the clock

## Storage Elements

↳ can have 0/1, changes when directed by i/p signal

↳ main diff

↳ no of inputs

↳ how many inputs affecting binary state.

↳ types

↳ latches


↳ flipflops

→ latches are used in ~~asynch~~ asynch

→ Flipflops are latches with clock.

Latch

↳ built with nand, nor, not


SR Latch (Set n Reset)

<u>S</u>	<u>R</u>	<u>Q</u>	<u>Q̄</u>	
1	0	1	0	{ Set
0	0	1	0	
0	1	0	1	{ Reset
0	0	0	1	
				{ UD
1	1	1	0	
1	0	0	1	
0	0	1	1	
1	1	0	1	
0	1	0	1	
1	0	1	0	
1	1	0	0	

$Q = 1 \Rightarrow \text{Set}$

$Q = 0 \Rightarrow \text{Reset}$

if  $S = R = 1$ ,  $Q = 0 = Q'$ , which is impossible.


S'R' latch

<u>S'</u>	<u>R'</u>	<u>Q</u>	<u>Q'</u>	
0	1	1	0	{ Set
1	1	1	0	
1	0	0	1	{ Reset
1	0	0	1	
0	0	1	1	{ UD

$Q = 0 \Rightarrow \text{Set}$

$Q = 1 \Rightarrow \text{Reset}$

if  $Q = R = 0$ , its undefined.

SR Latch with Clock

<u>C</u>	<u>S</u>	<u>R</u>	<u>Q</u>
0	x	x	No change
1	0	0	No change
1	0	1	$Q = 0 \Rightarrow \text{reset}$

$$Q(t) \quad \underline{S} \quad \underline{R} \quad \underline{Q(t+1)}$$

0	0	0	0	1 1 0	$Q = 1 \Rightarrow \text{set}$
0	0	1	0	1 1 1	UD

0	1	0	1	cl	$Q(t+1) = Q(t)R + S$
0	1	1	x		

1	0	0	1
1	0	1	0

1	1	0	1
1	1	1	x

1	1	1	1
1	1	1	x


To eliminate the UD state, we introduce D latches

### D latch

To ensure S and R are never together.

→ add inverter

one input  
 $\begin{cases} D \rightarrow S \\ D' \rightarrow R \end{cases}$



C = 0 → same

C = 1 → transparent

C    D

0    X

Q(t+1)

No change

1    0

$Q = 0 \rightarrow \text{Reset}$


1    1

$Q = 1 \rightarrow \text{Set}$

<u>Q(t)</u>	<u>D</u>	<u>Q(t+1)</u>
0	0	0
0	1	1
1	0	0
1	1	1


So,  
 $Q(t+1) = D$

### Edge-triggered D latch



<u>CLK</u>	<u>D</u>	<u>Q</u>
0	X	NC
1	X	NC
↓	X	NC
↑	0	0
↑	1	1

### Graphic Symbol



### JK latch


→ more versatile

→ more functions

→ universal flip flop

→ storage of binary data

→ J/K → control inputs, CLK → Clock input



<u>CLK</u>	<u>J</u>	<u>K</u>	<u>Q</u>	<u>Q'</u>
0	x	x	-	-
0	xx	.	-	-
1	00	NC	NC	
1	01	0	1 (P)	
1	10	1	0 (S)	
1	11		$Q'(t)$ [Toggle]	

- ① When  $J=K=0$ , both NAND gates are deactivated,  
So ckt is inactive. Output is just the previous state
- ② When  $J=0, K=1$ , ① is active, ② is inactive hence  
latch can't be set. It is in reset.  
So, if  $Q(t) \Rightarrow (1, 0)$ , it'll reset to  $(0, 1)$   
else if  $Q(t) \Rightarrow (0, 1)$ , it'll be same.
- ③ When  $J=1, K=0$ , ② is active, ① is inactive, it'll be set.  
So if  $Q(t) \Rightarrow (0, 1) \Rightarrow$  it'll set to  $(1, 0)$   
else it'll be same at  $(1, 0)$
- ④ When  $J=1, K=1$

if  $Q=0$ , ④ will be set and  $Q=0 \Rightarrow Q=1$ .

if  $Q=1$ , ③ will be reset and  $Q=1 \Rightarrow Q=0$

Hence this case always complements the earlier state  
This property is called toggling.

$Q(t)$     $J$     $K$     $Q(t+1)$

0   0   0   0

0   0   1   0

0   1   0   1

0   1   1   1

1   0   0   1

1   0   1   0

1   1   0   1

1   1   1   0

So,

$$Q(t+1) = \bar{J}Q(t) + K'Q(t)$$

## Racing

Wat  $J=K=1$  and high  $CLK \rightarrow Q$ , o/p will toggle, as new o/p are fed. due to propagation delay, o/p toggles again and fed back. This will go on till  $CLK=0$ .

The output becomes oscillating. This property is called racing.

→ Can be fixed by edge triggering or using a clock with  $t < t_p$ .

## Edge triggered case [JK Master Slave]

CLK J K Q

0 x x NC

1 x x NC

↓ x x NC

↑ 0 0 NC

↑ 0 0 1 0 (Reset)

↑ 1 0 1 (Set)

↑ 1 1 Toggle

## Flip Flops


→ It is a one-bit memory like latch

→ solves latch transparency

→ level sensitive [active when  $clock=1$ ]

→ edge triggered (active only when  $0 \rightarrow 1$  or  $1 \rightarrow 0$ )

A flip flop can be built using 2 latches in master slave config.




Master → gets external i/p

Slave → " i/p from master.


→ if  $clk=1$ , master enabled and i/p latched

→ if  $clk=0$ , " disabled, and slave generates output.


## SR Flip Flop



## Graphic Symbols



## JK Master Slave Flip Flop




(1) Master  $\rightarrow$  edge triggered (rising)

Slave  $\rightarrow \dots \dots$  (trailing)

(2) Master  $\rightarrow$  positive clock edge      Slave  $\rightarrow$  negative clock edge.

## JK MS with SR




$$D = JQ' + K'Q$$

J  $\rightarrow$  Sets flip flop


K  $\rightarrow$  resets flip flop.

J = K = 1  $\rightarrow$  toggle

## T Flip Flop



→ Derived from JK flip flop  
by joining J & K together  
→ always in toggle mode  
→ When  $T=0$ , CLK has no effect, output is same  
→ When  $T=1$ , Output toggles when clock pulse is applied



$$D = T \oplus Q$$

### Excitation Table


(lists transition states and change)

Memorize


<u><math>Q(t)</math></u>	<u><math>Q(t+1)</math></u>	<u>J</u>	<u>K</u>	<u>S R</u>	<u>D</u>	<u>T</u>
0	0	0	x	0 x	0	0
0	1	1	x	1 0	1	1
1	0	x	1	0 1	0	1
1	1	x	0	x 0	1	0

### T Flip Flop from D Flip Flop

<u><math>Q(t)</math></u>	<u><math>T</math></u>	<u><math>D</math></u>
0	0	0
0	1	1
1	0	1
1	1	0




$$D = T \oplus Q$$



### D F/F from J/K F/F

<u><math>Q(t)</math></u>	<u>D</u>	<u>J</u>	<u>K</u>
0	0	0	x
0	1	x	x
1	0	x	1
1	1	x	0

(J)




$$J = D$$

(K)



$$K = D'$$




How to solve?

- Obtain state eqn
- Fill state table
- Draw state diagram

State equation

↳ Algebraic expression assigning the next state of F/F in terms of present state and i/p



Any Next State

$$Q(t+1) = D(t) \quad \text{Sum}$$

$$\text{Carry} \Rightarrow C(t) = X(t)Y(t) + Y(t)Q(t) + X(t)Q(t)$$

State Table

↳ Time sequence of i/p o/p and internal states

<u>Z(t)</u>	<u>X</u>	<u>Y</u>	<u>Z(t+1)</u>	<u>S</u>
0	0	0	0	0
1	0	0	0	1
0	0	1	0	1
1	0	1	1	0
0	1	0	0	1
1	1	0	1	0
0	1	1	0	0
1	1	1	1	1


## Transition Table

$\begin{array}{c} \bar{x} \\ \bar{0} \\ 1 \end{array}$	$x_4 = 00\ 01\ 10\ 11$	$x_4 = 00\ 01\ 10\ 11$
$\begin{array}{c} \bar{0} \\ \bar{1} \\ 0 \end{array}$	$\begin{array}{c} \bar{0} \\ \bar{0} \\ 0 \end{array}$	$\begin{array}{c} \bar{0} \\ \bar{1} \\ 1 \end{array}$
$\begin{array}{c} 1 \\ 0 \\ 1 \end{array}$	$\begin{array}{c} 1 \\ 1 \\ 1 \end{array}$	$\begin{array}{c} 0 \\ 0 \\ 1 \end{array}$

notes all transitions from one state to next.

## State diagram


↳ graphically directed graphs of the table.



## State Reduction

- ↳ reduce F/F or gates (ckt of min cost)
- ↳ process to develop compact state diagrams and avoid intro of redundant states.
- ↳ if  $S_x = S_y$ , they are called redundant states
- ↳ if  $S_x$  and  $S_y$  are equivalent, it means machine started in these states and identical o/p was received.

Eg




state table

<u><math>Q(t)</math></u>	<u><math>Q(t+1)</math></u>	<u>O/P</u>
a	b	0 0
b	d	0 0
c	e	0 0
d	a	0 1
e	a	1 0
f	a	0 -1
g	a	1 -1

New table


<u><math>Q(t)</math></u>	<u><math>Q(t+1)</math></u>	<u>O/P</u>
a	b c	0 0
b	d e	0 0
c	e d	0 0
d	a a	0 1
e	a a	1 0



New diagram

Design of D F/F

<u>A</u>	<u>B</u>	<u>X</u>	<u>Q(t)</u>	<u>Q(t+1)</u>	<u>D<sub>A</sub></u>	<u>D<sub>B</sub></u>	<u>F/F</u>
0	0	0	0	0	0	0	<u>D<sub>A</sub></u>
0	0	1	0	1	0	1	
0	1	0	0	1	0	1	<u>D<sub>B</sub></u>
0	1	1	0	1	1	1	
1	0	0	1	0	1	0	$D_A = Ax' + Bx$
1	0	1	0	0	0	0	<u>D<sub>B</sub></u>
1	1	0	0	1	1	1	
1	1	1	1	0	1	0	<u>D<sub>B</sub></u>



Ckt Diagram.

Design of J/K F/F

<u>A</u>	<u>B</u>	<u>X</u>	<u>A</u>	<u>B</u>	<u>J<sub>A</sub></u>	<u>K<sub>A</sub></u>	<u>J<sub>B</sub></u>	<u>K<sub>B</sub></u>
0	0	0	0	0	0	x	0	x
0	0	1	0	1	0	x	1	x
0	1	0	0	1	0	x	x	0
0	1	1	1	1	1	x	x	0
1	0	0	1	0	x	0	0	x
1	0	1	0	0	x	1	0	0
1	1	0	1	1	x	0	x	0
1	1	1	0	0	x	0	x	1


from k maps,

$$J_A = Bx$$

$$K_A = B'x$$

$$J_B = A'x$$


$$K_B = Ax$$



Ckt Diagram

### Design of T FF

<u>AB</u>	<u>X</u>	<u>AB</u>	<u>T<sub>A</sub></u>	<u>T<sub>B</sub></u>	
0 0 0	0	0 0	0	0	<u>T<sub>A</sub></u>
0 0 1	0	0 1	0	1	
0 1 0	0	0 1	0	0	
0 1 1	1	1 1	1	0	<u>T<sub>B</sub></u>
1 0 0	1	0 0	0	0	$T_A = X(A \oplus B)$
1 0 1	0	0 1	1	0	
1 1 0	1	1 0	0	0	
1 1 1	0	1 1	0	1	$T_B = (\overline{A \oplus B})X$



Ckt Diagram


## Design of SR F/F

A	B	X	A	B	S <sub>A</sub>	R <sub>A</sub>	S <sub>B</sub>	R <sub>B</sub>
0	0	0	0	0	0	x	0	x
0	0	1	0	1	0	x	1	0
0	1	0	0	1	0	x	x	0
0	1	1	1	1	1	0	x	0
1	0	0	1	0	x	0	0	x
1	0	1	0	0	0	1	0	x
1	1	0	1	1	x	0	x	0
1	1	1	1	0	x	0	0	1

from k-maps,

$$S_A = R_A \cdot X \quad R_A = B' \cdot X$$

$$S_B = A' \cdot X \quad R_B = A \cdot X$$



circuit diagram.

## Digital Counter

Used to record number of occurrences of input or to generate time sequences to control o/p

• Ripple or synchronous

• Not clocked

clocked (slow)

→ Ripple counters use T/F/F or J/K F/F

→ F/F are cascaded in series, and are synch

→ one o/p drives the next

→ abbrv. as MOD, it is the total count/states the counter makes

→ MOD n counter