



Jetson TX2 NX Tuning and Compliance Guide

Application Note

Document History

DA-10383-001_v1.0

Version	Date	Description of Change
1.0	February 24, 2021	Initial Release

Table of Contents

Jetson TX2 NX USB2.0 Tuning Guide.....	1
Equipment.....	1
Registers for Host Mode Testing.....	1
Test Mode Programming Sequence.....	3
Registers to Adjust High Speed USB2.0 Eye Diagram	4
Tuning Procedure.....	5
HS_CURR_LEVEL Offset Adjustment Procedure	6
Software Verification	7
Jetson TX2 NX USB SS Compliance Test Guide	8
Compliance Testing.....	8
Placing Jetson TX2 NX in Compliance Mode	8
Linux for Tegra Image	8
Placing Jetson TX2 NX in Loopback Mode.....	9
Linux for Tegra Image	9
Equipment Selection for RX Tolerance Tests	10
Jetson TX NX PCIe Compliance Testing Reference	12
Equipment.....	12
Test Fixtures	13
Oscilloscope	13
PCIe Gen1	13
PCIe Gen2.....	14
Probes	15
Cables.....	15
Termination Load and Adapter	16
Software	17
Compliance Testing.....	18
Testing with PCIe Devices.....	18
Debugging.....	18
If PCI Express Does Not Work	19
Device Fails at ASPM L0 or L1 Enabled	19
Jetson TX2 NX Ethernet Compliance Test Guide	20
Compliance Testing.....	20
Tools.....	20
Placing Jetson TX2 NX in Compliance Mode	20

List of Figures

Figure 1.	Tegra X2 USB Controllers and Interface Routing Map.....	2
Figure 2.	Jetson TX2 NX USB Connection Example	2
Figure 3.	Power Sequence Diagram	19

List of Tables

Table 1.	xUSB USB2.0 Port Test Control Registers.....	3
Table 2.	xUSB Registers.....	4
Table 3.	FUSE_USB Registers	5
Table 4.	EQ Function.....	6
Table 5.	Loopback Entry + Error Checking Sequences	10
Table 6.	Modified JBERT Sequence	11
Table 7.	PCIe Test Fixtures Partial List.....	13
Table 8.	Instruments for PCIe Gen1 Partial List.....	14
Table 9.	Instruments for PCIe Gen2 Partial List.....	14
Table 10.	Probes Partial List.....	15
Table 11.	Cables Partial List	15
Table 12.	Termination Load and Adapter Partial List.....	16
Table 13.	Recommended Test Software.....	17

Jetson TX2 NX USB2.0 Tuning Guide

This chapter describes the registers and steps needed to tune the USB2.0 high speed eye diagram for NVIDIA® Jetson™ TX2 NX. USB-IF provides complete test specification and instructions on their website (<https://www.usb.org>) for high-speed host and device mode testing. NVIDIA typically uses Tektronix oscilloscopes for USB characterization.

Customers are free to use oscilloscopes from other vendors to do USB characterization.



Note: Jetson TX2 NX uses NVIDIA Tegra X2 which is a Parker series system on chip (SoC).

Equipment

The components required to perform USB2.0 tuning includes:

- ▶ Tektronix TDS694C or faster digital sampling oscilloscope
- ▶ Tektronix P6247 or P6248 or equivalent differential probe x1
- ▶ High-speed USB electrical test fixture, available from USB-IF
- ▶ Tektronix oscilloscope USB test software
- ▶ Tool to access register/memory space in Tegra or build a special image to force USB test mode enabled (for example, devmem2 can be used in Linux environment)

Registers for Host Mode Testing

Figure 1 shows the relationship between the USB ports and the xUSB controllers.

Figure 1. Tegra X2 USB Controllers and Interface Routing Map





Figure 2. Jetson TX2 NX USB Connection Example



Toggle the Jetson TX2 NX USB registers listed in Table 1 to force Test J, Test K, Test SE0 NAK, and Test Packet on the respective USB port.

Table 1. xUSB USB2.0 Port Test Control Registers

Descriptions	Register Name and Setting
Normal Operations (default)	XUSB_XHCI_OP_PORTPMSCHS_x_TM [31:28] = 0000b
Test J	XUSB_XHCI_OP_PORTPMSCHS_x_TM [31:28] = 0001b
Test K	XUSB_XHCI_OP_PORTPMSCHS_x_TM [31:28] = 0010b
Test SE0 NAK	XUSB_XHCI_OP_PORTPMSCHS_x_TM [31:28] = 0011b
Test Packet	XUSB_XHCI_OP_PORTPMSCHS_x_TM [31:28] = 0100b
Force enable	XUSB_XHCI_OP_PORTPMSCHS_x_TM [31:28] = 0101b

xUSB USB2.0 Port Registers Address:

- USB0: 0x03530454: XUSB_XHCI_OP_PORTPMSCHS_3
- USB1: 0x03530464: XUSB_XHCI_OP_PORTPMSCHS_4
- USB2: 0x03530474: XUSB_XHCI_OP_PORTPMSCHS_5

Test Mode Programming Sequence

The programming sequence for enabling USB2.0 test mode is as follows:



Notes: The output of USB2.0 test pattern is only supported for point-to-point connections.

The phrase “any USB device” refers to any real device, such as HS USB flash drive or LS mouse.

1. Connect any USB device to the port (this will prevent the controller from entering power down mode).
2. Disable the auto-suspend for the controllers:
 - a). For example: the following command under Linux Kernel.

```
echo on > /sys/bus/usb/devices/usb1/power/control
```



Notes: “usb1” is the XHCI USB2 controller; it may map to “usb2” if there is another USB controller on the board. The XHCI bus number can be found under /sys/devices/3530000.xhci/.

3. Set PP (Port Power) in Disabled state by XUSB_XHCI_OP_PORTSC* bit [9] = 0.
 - USB0: 0x03530450: XUSB_XHCI_OP_PORTSC_3
 - USB1: 0x03530460: XUSB_XHCI_OP_PORTSC_4
 - USB2: 0x03530470: XUSB_XHCI_OP_PORTSC_5
4. Set RS (Run/Stop) bit in the XUSB_XHCI_OP_USBCMD_0 bit [0] = 0.
 - 0x03530020: XUSB_XHCI_OP_USBCMD_0

- Wait for the HCHalted (HCH) bit in the XUSB_XHCI_OP_USBSTS_0 bit [0] = 1.

0x03530024: XUSB_XHCI_OP_USBSTS_0

- Set the xUSB Port Test Control registers in PORTPMSCHS register (see Section “Registers for Host Mode Testing”)



Note: Per USB2.0 Specification, only a single downstream facing port can be in test_mode at a given time.

- Disable Pad PD (power down) by clearing the XUSB_PADCTL_USB2_OTG_PADx_CTL_0_0 bit [26] = 0.

USB0: 0x03520088: XUSB_PADCTL_USB2_OTG_PAD0_CTL_0_0

USB1: 0x035200C8: XUSB_PADCTL_USB2_OTG_PAD1_CTL_0_0

USB2: 0x03520108: XUSB_PADCTL_USB2_OTG_PAD2_CTL_0_0

- Plug in the test fixture to start USB2.0 eye diagram test.



Note: In steps 3, 6, and 7, USB0 is USB0_D+/D- (Pin # 111/109), USB1 is USB1_D+/D- (Pin # 117/115), and USB2 is USB2_D+/D- (Pin # 123/121).

Registers to Adjust High Speed USB2.0 Eye Diagram

The following are Jetson TX2 NX USB registers that may be needed to tune the USB2.0 eye diagram. Refer to the “Tuning Procedure” section on how to use these registers during characterization.

Table 2. xUSB Registers

Register Name	Bit Fields	Description
XUSB_PADCTL_USB2_OTG_PADx_CTL_0_0: Address 0x03520088 for USB0, 0x035200C8 for USB1, and 0x03520108 for USB2		
HS_SLEW (See Note 1)	8:6	HS slew rate control
HS_CURR_LEVEL (See Note 2)	5:0	HS driver output setup control
XUSB_PADCTL_USB2_OTG_PADx_CTL_1_0: Address 0x0352008C for USB0, 0x035200CC for USB1, and 0x0352010C for USB2		
RPD_CTRL	30:26	RPD_CTRL (15K host pull down)
TERM_RANGE_ADJ	6:3	HS termination control
XUSB_PADCTL_USB2_BIAS_PAD_CTL_0_0: Address 0x03520284		
HS_SQUELCH_LEVEL (See Note 3)	2:0	HS SQUELCH control for device RX testing

Register Name	Bit Fields	Description
XUSB_PADCTL_USB2_OTG_PADx_CTL_3_0: Address 0x03520094 for USB0, 0x035200D4 for USB1, 0x03520114 for USB2		
HS_RXEQ	8:6	HS_RXEQ (device RX testing)
HS_TXEQ	3:1	HS_TXEQ (device TX testing)
Notes: <ol style="list-style-type: none"> 1. HS_SLEW where 0'b000 = slowest and 0'b111 = fastest 2. HS_CURR_LEVEL where 0'b000000 = highest current level and 0'b111111 = lowest current level 3. HS_SQUELCH_LEVEL where 0'b000 = lowest and 0'b111 = highest 4. The USBx is based on the module pin name, so USB0 is USB0_D+/D- (Pin # 111/109), USB1 is USB1_D+/D- (Pin # 117/115), and USB2 is USB2_D+/D- (Pin # 123/121). 		

Tuning Procedure

During chip production, each NVIDIA Tegra device is calibrated and the fuses corresponding to USB drive strength (HS_CURR_LEVEL), HS termination (TERM_RANGE_ADJ), and 15K host pull down (RPD_CTRL) are burnt on each chip.

Before making any USB measurements, ensure that the values programmed during production are loaded for HS_CURR_LEVEL, TERM_RANGE_ADJ and RPD_CTRL values into the pad configuration inputs.

To find out the default values, read from FUSE_USB_CALIB_0 fuse and FUSE_USB_CALIIB_EXT_0 fuse. See Table 3 for details.

Table 3. FUSE_USB Registers

Register Name	Bit Field	Description
FUSE_USB_CALIB_0 (Address 0x038201F0)		
USB_CALIB	22:17	HS_CURR_LEVEL for USB2
USB_CALIB	16:11	HS_CURR_LEVEL for USB1
USB_CALIB	10:7	TERM_RANGE_ADJ for all USB ports
USB_CALIB	5:0	HS_CURR_LEVEL for USB0
FUSE_USB_CALIB_EXT_0 (Address 0x03820350)		
USB_CALIB_EXT	4:0	RPD_CTRL for all USB ports

During the characterization stage, manually adjusting the HS_CURR_LEVEL value should be enough to meet compliance requirements. It is possible to try and increase termination as a last resort.



Note: NVIDIA does not recommend customers adjusting termination values. Do note that if the TERM_RANGE_ADJ needs to be adjusted, it may result in an impedance mismatch on the board and further attention may be needed.

It must be emphasized that if any HS_CURR_LEVEL modification is needed; it must be done as an offset to the default fused value since each device may have a different HS_CURR_LEVEL default value.

Do not apply a global overwrite HS_CURR_LEVEL value for all silicon. There is a mechanism provided in software to read fused USB drive strength and add an offset to it.

Pre-emphasis (EQ function) can also be tweaked for certain channel designs in addition to tweaking HS_CURR_LEVEL. EQ function can also help with long cable loss. To modify the EQ, write directly to XUSB_PADCTL_USB2_OTG_PADx_CTL_3_0 bits [8:6] for HS_RXEQ and [3:1] for HS_TXEQ.

Table 4. EQ Function

HS_TXEQ[2:0]	AC Gain	HS_RXEQ[2:0]	SQ Level
00	+0 dB (default)	00	-0 dB (default)
01	+1.3 dB	01	-1.2 dB
10	+2.5 dB	10	-2.0 dB
11	+3.5 dB	11	-3.5 dB

Squelch is used to tune the RX sensitivity level - higher DCR loss will require a lower squelch level. To modify the squelch level, write directly to XUSB_PADCTL_USB2_BIAS_PAD_CTL_0_0 bits [2:0].

Lastly, the slew rate can be modified by writing directly to XUSB_PADCTL_USB2_OTG_PADx_CTL_0_0 bits [8:6].

HS_CURR_LEVEL Offset Adjustment Procedure

If the default value does not fit customer design, adjust the HS_CURR_LEVEL register to pass USB HS eye diagram. Follow these steps for tuning:

1. Obtain default value; read reg. "FUSE_USB_CALIB_0"(Address: 0x038201F0) :
 - a). USB_CALIB [5:0]: USB pad HS_CURR_LEVEL[5:0] for USB0

- b). USB_CALIB [16:11]: USB pad HS_CURR_LEVEL[5:0] for USB1
 - c). USB_CALIB [22:17]: USB pad HS_CURR_LEVEL[5:0] for USB2
2. Calculate offset from fused HS_CURR_LEVEL value and desired value to pass eye mask.
 - a). For example, if default value as 0x20, and desired value as 0x1C, where offset = -4
 - b). For example, if default value as 0x10, and desired value as 0x14, where offset = +4
 3. Adjust HS_CURR_LEVEL register as described in the “Tuning Procedure” section.
 - a). Maximum allowable offset: ± 6 steps

Provide the “tuned offset steps” to software team.

Software Verification

A functional check is recommended. Connect the DUT to USB hosts and devices to perform a check on functionality.

To check if software implements the tuned offset step properly, load new software with offset included into another DUT and check to ensure:

$\text{HS_CURR_LEVEL} = \text{USB_CALIB} + \text{tuned offset steps}$

Jetson TX2 NX USB SS Compliance Test Guide

This chapter serves as the high-level guide to compliance testing of the SuperSpeed USB (5 Gbps) PHY in Jetson TX2 NX. The Jetson TX2 NX Developer Kit has been tested for USB specification compliance and passed under worst case scenarios. Therefore, no tuning will be required if customer designs follow routing guidelines published in our design guides.

Compliance Testing

The *Electrical Compliance Test Specification for SuperSpeed Universal Serial Bus* Rev 0.79 provides the compliance criteria and test descriptions for SuperSpeed USB devices, hubs, and host controllers that conform to the *Universal Serial Bus 3.0 Specification*, Rev 1.0. Customers should refer to the document for a high-level overview of the tests that are performed to check the compliance criteria. Depending on the brand of equipment being used for the test, customers can then refer to the manufacturer's documentation for step-by-step procedure to perform the test.

Placing Jetson TX2 NX in Compliance Mode

To run the TX electrical compliance test, the Jetson TX2 NX must be placed in compliance mode. Perform the following 2 steps to achieve this.

1. Disable runtime power management for USB Host Controller.
2. Set CTE = 1 in PORTSC.

Linux for Tegra Image

1. Boot up the DUT (ensure the USB3.0 Host Test Fixture is not connected to the DUT).
2. Install the latest Linux for Tegra Image.
3. Run the following script to disable power management for USB Host Controller.

```
#!/bin/sh
for hub in $(ls -d /sys/bus/usb/devices/usb?); do
echo on > $hub/power/control
done
```

4. Install the devmem tool by running the following command.

```
$ sudo apt-get install devmem2
```

5. Set CTE = 1 in PORTSC by writing Ah to XUSB_XHCI_OP_PORTSC[8:5].

```
devmem2 0x03530430 w 0x10340 // USB_SS#1
```



Notes: The Jetson TX2 NX contains one USB-SS port. The PORTSC offset and pin # are:

USB_SS#1 is from USBSS (pins 161/163/166/168), offset = 0x430

Refer to software release documentation for information on supported mapping configuration.

Writing 0x10340 will change the internal state of XUSB. Therefore, it is not expected to read back the same value.

If devmem2 commands result in a “bus error,” try other versions or other register read/write tools

6. Launch the USB3.0 test application from the scope and press OK until it is waiting for the LFPS signals.
7. Connect the USB3.0 Host Test Fixture to the DUT (the application should be able to see the LFPS signals) and start compliance test.
8. Confirm DUT is in compliance mode by checking XUSB_XHCI_OP_PORTSC[8:5] = 0xA.

Placing Jetson TX2 NX in Loopback Mode

To run the RX electrical compliance test, the Jetson TX2 NX must be placed in loopback mode. To achieve this, disable runtime power management for USB Host Controller.

Linux for Tegra Image

1. Boot up the DUT (ensure the USB3.0 Host Test Fixture is not connected to the DUT).
2. Install the latest Linux for Tegra Image.
3. Run the following script to disable power management for USB Host Controller.

```
#!/bin/sh
for hub in $(ls -d /sys/bus/usb/devices/usb?); do
echo on > $hub/power/control
done
```

4. Connect the USB3.0 Host Test Fixture to the DUT and start compliance test.

Equipment Selection for RX Tolerance Tests

NVIDIA SuperSpeed USB PHY RX tolerance tests have been conducted with the Tektronix BERTScope, Agilent JBERT, and LeCroy PeRT3 platforms. During the testing process it was found that the SuperSpeed USB PHY passes with both Tektronix and Agilent equipment but not the LeCroy test setup.

The *Universal Serial Bus 3.0 Specification*, Revision 1.0 defines loopback mode to facilitate RX Jitter Tolerance testing. Entry to loopback mode is achieved by sending a specific sequence of patterns. Error rate tester sets the loopback bit in TS2 ordered sets while training the link for loopback entry sequence. Section 6.8.4.1 of the USB3.0 specification clearly states that during loopback the receiver processes the BERT ordered sets BRST, BDAT, and BERC. However, this sequence is not being followed by many testers. The fundamental assumption with Agilent and LeCroy testers is that loopback mode is immediately entered after TS2 handshake with loopback bit set. However, the XUSB design implemented in the Jetson TX2 NX looks for BRST ordered set to complete loopback in compliance with Section 6.8.4.1 of the USB3.0 specification.

Table 5. Loopback Entry + Error Checking Sequences

Tektronix BERTScope	Agilent JBERT	LeCroy PeRT3
Polling.LFPS	Polling.LFPS	Polling.LFPS
TSEQ	TSEQ	TSEQ
TS1	TS1	TS1
TS2	TS2	TS2
BRST+CP0	COM	COM+D10.2
CP0 error checking	CP0 error checking	CP0 error checking

Different vendors use different sequences. The Jetson TX2 NX USB3.0 controller follows the Tektronix sequence for loopback entry and error checking. Tektronix BERTScope introduces BRST for jitter tolerance testing and we can successfully enter loopback without modifications to the sequence. Since the Agilent JBERT and LeCroy PeRT3 testers do not introduce BRST and we consequently fail to start loopback testing because loopback is not achieved.

This incompatibility does not affect USB3.0 functionality in any way.

It is possible to modify the Agilent JBERT sequence to introduce BRST, as shown in Table 6 by inserting a “pause” in the JBERT automation software after COM has been transmitted and manually running BRST sequence before completing the error checking sequence.

Table 6. Modified JBERT Sequence

Agilent JBERT
Polling.LFPS
TSEQ
TS1
TS2
COM
BRST
CP0 error checking

The Jetson TX2 NX XUSB loopback sequence is incompatible with this pattern and it puts the Jetson TX2 NX into a bad state causing LeCroy PeRT3 to lose sync. It is not possible to transmit a modified sequence to put the Jetson TX2 NX USB3.0 controller back into loopback after the COM+D10.2 pattern because LeCroy PeRT3 is not able to re-sync. Therefore, it is currently not possible to test the Jetson TX2 NX SuperSpeed USB PHY receiver using LeCroy PeRT3.

The Jetson TX2 NX SuperSpeed USB PHY pass RX tolerance tests with both Tektronix and Agilent platforms. Therefore, NVIDIA recommends designers use Tektronix or Agilent (with modified sequence) equipment for their testing. The behavior described in this application note is due to a different interpretation of the USB3.0 specification and does not affect USB3.0 operational performance nor does it cause compliance failures. It only affects the sequence required for loopback entry.

Jetson TX NX PCIe Compliance Testing Reference

NVIDIA Jetson TX2 NX includes the Peripheral Component Interconnect Express (PCIe) interface. The implementation in Jetson TX2 NX supports both 2.5 G (PCIe Gen1) and 5.0 G (PCIe Gen2) transfer rates.

This chapter describes the test equipment, software, and setup required to run the PCIe Gen1 and Gen2 electrical compliance tests. The Jetson TX2 NX has been tested under worst-case scenarios and the hardware can adapt to the compliant devices and channel automatically. The hardware calibrates the termination impedance for both PCIe transmitter and receiver, adjusts the output amplitude, and the receiver fully adapts any internal parameter that is required. Additionally, it performs periodic equalization for the higher speed signals to compensate for temperature effect. Therefore, no tuning will be required if customer designs follow the routing guidelines published in our design guide.

The lane mappings for the configurations are internal to the PCIe root port controller. For the supported configurations, refer to the *Jetson TX2 NX Product Design Guide*.

Equipment

The components required to perform PCIe compliance testing include:


- ▶ Test Fixture
- ▶ Oscilloscope
- ▶ Probe
- ▶ Cables
- ▶ Termination Load/Adapter
- ▶ Software
 - PCISIG Clock Jitter Tool
 - SigTest 3.2.0 Software, or similar

There are many tools currently available to help with compliance testing. The following sections list some of the equipment available. Items marked with an asterisk (*) indicate equipment that NVIDIA has used in its testing.

Test Fixtures

Test fixtures are used to connect the probes to the TX pins of the PCIe interface. Fixtures of different interface types are available and are recommended as opposed to adapters to convert the interface Type. Whichever fixture is selected, it must have SMP interconnects to avoid impedance mismatches due to discontinuities.

Table 7. PCIe Test Fixtures Partial List

Product	Image and Description
PCIe Gen2 CLB v2 (for desktop CEM) See Note	 <p>Use this Push-button when using x1 card edge</p> <p>Use this Push-button when using x16 card</p>
<p>Notes: CLB is Revision 2.0 or higher Compliance Board.</p> <p>There are two different versions of CLB:</p> <ul style="list-style-type: none"> • x1/x16 which has x1 and x16 card edges for testing x1 and x16 motherboard slots • x4/x8 which has x4 and x8 card edges for testing x4 and x8 motherboard slots 	

The Compliance Load Board (CLB) version(s) needed for testing a motherboard depend on the slot widths on the motherboard. All slots on the motherboard must be tested. Ordering information for the CLB can be found on PCISIG website at: <http://pcisig.com/>



Oscilloscope

An oscilloscope is used to measure the signals.

PCIe Gen1

For PCIe Gen1, the PCIe specification requires that the oscilloscope have at least 6 GHz of bandwidth.



Table 8. Instruments for PCIe Gen1 Partial List

Company	Product	Image and Description
Tektronix*	TDS6604B or better	
Agilent	DSO/DSA91304A or better	

PCIe Gen2

For PCIe Gen2, the PCIe specification requires that the oscilloscope have at least 12.5 GHz of bandwidth.


Table 9. Instruments for PCIe Gen2 Partial List

Company	Product	Image and Description
Tektronix*	TDS6604B or better	
Agilent	DSO/DSA91304A or better	

Probes

Probes are used to connect the oscilloscope to the test fixture; oscilloscope probes must be a minimum of 8 GHz of bandwidth.


Table 10. Probes Partial List



Company	Product	Image and Description
Tektronix*	1169A (Probe needs front attachment, based on test environment. Might require Agilent N5380A SMA adapter)	

Cables

Cables are used to measure signal quality.

Table 11. Cables Partial List

Company	Product	Image and Description
Tektronix*	174-4944-xx Two pairs of matched SMA-SMA cables (skew <1ps)	


Company	Product	Image and Description
Pasternack*	P/N PE9514, Two pairs matched SMA- SMP adapters	
Tektronix*	Two pairs matched SMA- SMP cables	

Termination Load and Adapter

The following table is a list of termination load and adapters.

Table 12. Termination Load and Adapter Partial List


Product	Image and Description
50 Ohm Termination Load*	


Product	Image and Description
PCIe convert to M.2 Key E adapter	

Software

Use of official compliance test software is recommended, but not required. While manually measuring the signal might be just as effective, it must ultimately pass with the compliance software at the compliance house.

Table 13. Recommended Test Software

Company	Product	Image and Description
PCISIG	SIGTEST 3.2.0	<p>SIGTEST post processing analysis tool (version 3.2.0 or later): http://pcisig.com/developers/compliance-program</p> 
PCISIG	Clock Jitter Tool 1.3.0	<p>Clock Jitter Tool (version 1.3.0 or later): http://pcisig.com/developers/compliance-program</p>

Company	Product	Image and Description
		

Compliance Testing

PCISIG provides the compliance standards and test descriptions for system boards and add-in cards that comply with *PCI Express Card Electromechanical Specification* Revision 2.0. Customers should refer to the document for an overview of the tests that are performed to check the compliance criteria. Depending on the brand of equipment being used for the test, customers can then refer to the manufacturer's documentation for step-by-step procedure to perform the test.

PCI Express specification require devices to have a built-in mechanism for testing the electrical characteristics. Therefore, when the transmit lanes of the device are terminated with a 50-ohm load, the transmit lanes will automatically be forced into compliance mode.

Testing with PCIe Devices

For compliance testing, CLB Version 2.0, which is the compliance load board, is required. If the DUT has an onboard PCIe device and hence does not have a PCIe slot or connectors, then the PCI device should be taken off from the board for CLB V2.0 to be hooked up.

Debugging


High speed I/O design is difficult to debug and will get harder as speeds increase. The following are a few common PCI Express issues.

If PCI Express Does Not Work

If PCI Express does not respond or no signals are being sent out, verify the following:

1. Check the applied power for expected value.
2. Check that clocks are on.
3. Check for chip reset de-assertion.
4. Check the power sequencing.

Figure 3. Power Sequence Diagram



Device Fails at ASPM L0 or L1 Enabled

Connect device to a PCIe bus analyzer (For example, LeCroy Protocol Analyzer) to assist with the debug.

1. Configure analyzer to trigger on root repeatedly sending PM_Request_Ack DLLPs.
2. Capture the bus traffic at the time the bus failure occurs.

Jetson TX2 NX Ethernet Compliance Test Guide

This chapter serves as the high-level guide to compliance testing of the 1000Base-T interface in NVIDIA Jetson TX2 NX. The Jetson TX2 NX has been tested for specification compliance; therefore, no tuning will be required if customer designs follow the routing guidelines published in our design guides.

Compliance Testing

The IEEE Standard for Ethernet defined by IEEE802.3ab provides the compliance criteria and test descriptions for 1000Base-T. Customers should refer to the document for a high-level overview of the tests that are performed to check the compliance criteria. Depending on the brand of equipment being used for the test, customers can then refer to the manufacturer's documentation for step-by-step procedure to perform the test.

Tools

Mdio-tool is a generic tool which can be used to access the PHY registers from the Linux command line. It can be downloaded and compiled from the following location:

<https://github.com/PieVo/mdio-tool>



Note: The original makefile is for cross-compilation, therefore it can be built directly on the device through the command “gcc -o mdio-tool mdio-tool.c”

Placing Jetson TX2 NX in Compliance Mode

The Jetson TX2 NX integrates a Realtek RTL8211F(I) Gigabit Ethernet PHY. Therefore, to perform compliance testing on the Jetson TX2 NX, customers will need to contact Realtek to obtain documentation on how to access the internal registers.

Notice

This document is provided for information purposes only and shall not be regarded as a warranty of a certain functionality, condition, or quality of a product. NVIDIA Corporation ("NVIDIA") makes no representations or warranties, expressed or implied, as to the accuracy or completeness of the information contained in this document and assumes no responsibility for any errors contained herein. NVIDIA shall have no liability for the consequences or use of such information or for any infringement of patents or other rights of third parties that may result from its use. This document is not a commitment to develop, release, or deliver any Material (defined below), code, or functionality.

NVIDIA reserves the right to make corrections, modifications, enhancements, improvements, and any other changes to this document, at any time without notice.

Customer should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

NVIDIA products are sold subject to the NVIDIA standard terms and conditions of sale supplied at the time of order acknowledgement, unless otherwise agreed in an individual sales agreement signed by authorized representatives of NVIDIA and customer ("Terms of Sale"). NVIDIA hereby expressly objects to applying any customer general terms and conditions with regards to the purchase of the NVIDIA product referenced in this document. No contractual obligations are formed either directly or indirectly by this document.

Unless specifically agreed to in writing by NVIDIA, NVIDIA products are not designed, authorized, or warranted to be suitable for use in medical, military, aircraft, space, or life support equipment, nor in applications where failure or malfunction of the NVIDIA product can reasonably be expected to result in personal injury, death, or property or environmental damage. NVIDIA accepts no liability for inclusion and/or use of NVIDIA products in such equipment or applications and therefore such inclusion and/or use is at customer's own risk.

NVIDIA makes no representation or warranty that products based on this document will be suitable for any specified use. Testing of all parameters of each product is not necessarily performed by NVIDIA. It is customer's sole responsibility to evaluate and determine the applicability of any information contained in this document, ensure the product is suitable and fit for the application planned by customer, and perform the necessary testing for the application in order to avoid a default of the application or the product. Weaknesses in customer's product designs may affect the quality and reliability of the NVIDIA product and may result in additional or different conditions and/or requirements beyond those contained in this document. NVIDIA accepts no liability related to any default, damage, costs, or problem which may be based on or attributable to: (i) the use of the NVIDIA product in any manner that is contrary to this document or (ii) customer product designs.

No license, either expressed or implied, is granted under any NVIDIA patent right, copyright, or other NVIDIA intellectual property right under this document. Information published by NVIDIA regarding third-party products or services does not constitute a license from NVIDIA to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property rights of the third party, or a license from NVIDIA under the patents or other intellectual property rights of NVIDIA.

Reproduction of information in this document is permissible only if approved in advance by NVIDIA in writing, reproduced without alteration and in full compliance with all applicable export laws and regulations, and accompanied by all associated conditions, limitations, and notices.

THIS DOCUMENT AND ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS, AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS." NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY, OR OTHERWISE WITH RESPECT TO THE MATERIALS, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES OF NONINFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE. TO THE EXTENT NOT PROHIBITED BY LAW, IN NO EVENT WILL NVIDIA BE LIABLE FOR ANY DAMAGES, INCLUDING WITHOUT LIMITATION ANY DIRECT, INDIRECT, SPECIAL, INCIDENTAL, PUNITIVE, OR CONSEQUENTIAL DAMAGES, HOWEVER CAUSED AND REGARDLESS OF THE THEORY OF LIABILITY, ARISING OUT OF ANY USE OF THIS DOCUMENT, EVEN IF NVIDIA HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Notwithstanding any damages that customer might incur for any reason whatsoever, NVIDIA's aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms of Sale for the product.

Arm

Arm, AMBA and Arm Powered are registered trademarks of Arm Limited. Cortex, MPCore and Mali are trademarks of Arm Limited. All other brands or product names are the property of their respective holders. "Arm" is used to represent Arm Holdings plc; its operating company Arm Limited; and the regional subsidiaries Arm Inc.; Arm KK; Arm Korea Limited.; Arm Taiwan Limited; Arm France SAS; Arm Consulting (Shanghai) Co. Ltd.; Arm Germany GmbH; Arm Embedded Technologies Pvt. Ltd.; Arm Norway, AS and Arm Sweden AB.

Trademarks

NVIDIA, the NVIDIA logo, Jetson, and Tegra are trademarks and/or registered trademarks of NVIDIA Corporation in the U.S. and other countries. Other company and product names may be trademarks of the respective companies with which they are associated.

Copyright

© 2021 NVIDIA Corporation. All rights reserved.