KeyStone Training

Power Management

TEXAS INSTRUMENTS

CI Training

Agenda

- Overview
- Power Domains
- Clock Domains
- Power States
- SmartReflex

* Texas Instruments

CI Training

C66x Power Overview

- Overview
- Power Domains
- Clock Domains
- Power States
- SmartReflex

TEXAS INSTRUMENTS

CI Training

New Power Management Features

New features:

- Switchable Logic and Memory Power Domains
- Various Power States
- SmartReflex Class 3

* Texas Instruments

CI Training

Power Domains

- Overview
- Power Domains
- Clock Domains
- Power States
- SmartReflex

* Texas Instruments

Cl Training

Power Domain Topology

- The GPSC manages each of the power domains, allowing any to be independently switched off of the power grid, removing all of the clocking and leakage power contribution by that block. Some power domains will be used to control sleep for memories within each power domain.
- One power domain can have one or more clock domains.
- Clock gating to each of the logic blocks is managed by the LPSCs of each module.

TEXAS INSTRUMENTS

POW	ei Domains, Ke	yStone Media Appli	Cations	,
Domain	Block	Note	Power Connection	Default State
PD_ALWAYSON	SmartReflex IPs, MSMC, Some peripheral logic	Cannot be disabled	Always on	ON
PD_DEBUG_TRC (RAM_PSM)	TETB RAMs	RAMs can be turned into OFF-Mode	Software control	OFF
PD_NETCP	NETCP + CPGMAC_x2+SRAM	NETCP+CPGMAC_x2 (sgmii) Logic+SRAM can be powered down.	Software control	OFF
PD_PCIEX 4	PCIe Logic+SRAM	PCIe Logic+SRAM can be powered down SW control	BOOTSTRAP Pin: PC	IESSEN
PD_SRIO 4	SRIO Logic +SRAM	SRIO Logic+SRAM can be powered down	Software control	OFF
5 PD_HyperLink	HyperLink Logic+SRAM	HyperLink Logic+SRAM can be powered down	Software control	OFF
6 Reserved				
PD_MSMCSRAM (RAM_PSM)	MSMCSRAM	RAMs can be turned into OFF-Mode	Software control	ON
PD_CorePac0	CorePac0 RAMs	Only L1,L2 and other CorePac memory	Software control	ON
PD_CorePac1	CorePac1 RAMs	Only L1,L2 and other CorePac memory	Software control	ON
PD_CorePac2	CorePac2 RAMs	Only L1,L2 and other CorePac memory	Software control	ON
PD_CorePac3	CorePac3 RAMs	Only L1,L2 and other CorePac memory	Software control	ON
PD_CorePac4	CorePac4 RAMs	Only L1,L2 and other CorePac memory	Software control	ON
PD_CorePac5	CorePac5 RAMs	Only L1,L2 and other CorePac memory	Software control	ON
PD_CorePac6	CorePac6 RAMs	Only L1,L2 and other CorePac memory	Software control	ON
PD_CorePac7	CorePac7 RAMs	Only L1,L2 and other CorePac memory	Software control	ON
TEXAS INSTRUMENTS			СПТ	aining

Domain	Block(s)	Note	Power connection	Default State
PD_ALWAYSON 1	SmartRflex IPs, MSMC	Cannot be disabled	Always on	ON
PD_DEBUG_TRC(RAM_PSM)	TETB RAMs	RAMs can be turned into OFF-Mode	Software control	OFF
PD_NETCP 3	NETCP + CPGMAC_x2 Logic+SRAM	NETCP + CPGMAC_x2 Logic+SRAM can be powered down	Software control	OFF
PD_PCIEX 4	PCIe Logic+SRAM	PCIe Logic+SRAM can be powered down	Software control	BOOTSTRAP PIN: PCIESSI
PD_SRIO	SRIO Logic+SRAM	SRIO Logic+SRAM can be powered down	Software control	OFF
5 PD_HyperLink	HyperLink Logic+SRAM	HyperLink Logic+SRAM can be powered down	Software control	OFF
Reserved 7				
PD_MSMCSRAM (RAM_PSM)	MSMCSRAM	RAMs can be turned into OFF-Mode	Software control	ON
PD_RAC_TAC	RAC_A +RAC_B + TAC	RAC_A +RAC_B +TAC can be powered down	Software control	OFF
PD_FFTC	FFTC	FFTC can be powered down	Software control	OFF
PD_AI (RAM_PSM)	AIF2 SRAM	RAMs can be turned into OFF-Mode	Software control	OFF
PD_TCP3D (RAM_PSM)	TCP3d SRAM	RAMs can be turned into OFF-Mode	Software control	OFF
PD_VCP_BCD (RAM_PSM)	VCP2-B/C/D SRAM	RAMs can be turned into OFF-Mode	Software control	OFF
PD_CorePac0	CorePac0 RAMs	Only L1,L2 and other CorePac memory	Software control	ON
PD_CorePac1	CorePac1 RAMs + RSA_1_A/B	Only L1,L2 and other CorePac memory+RSA logic	Software control	ON
PD_CorePac2	CorePac2 RAMs + RSA_2_A/B	Only L1,L2 and other CorePac memory+RSA logic	Software control	ON
PD CorePac3	CorePac3 RAMs	Only L1,L2 and other CorePac memory	Software control	ON

Clock Domains


- Overview
- Power Domains
- Clock Domains
- Power States
- SmartReflex

♣ TEXAS INSTRUMENTS
CI Training

Module(s)	RESET_ISO (1 indicates capable of being reset isolated)		Por	
			Do	wer main mber
Shared LPSC - For all modules other than listed in this table.		0	Always on	0
SmartRflex3		1	Always on	0
DDR3 EMIF		0	Software control	0
EMIFA/SPI		0	Software control	0
TSIP		0	Software control	0
DEBUGSS+CP_TRACER+Local SCR	1 (only STM and ETB are reset isolated)		Software control	1
TETBs		1	Software control	1
NETCP Packet Accelerator		0	Software control	2
NETCP CPGMACs		1	Software control	2
PA_SS SA		0	Software control	2
PCIe		0	Software control	3
SRIO		1	Software control	4
				٦
	DDR3 EMIF EMIFA/SPI TSIP DEBUGSS+CP_TRACER+Local SCR TETBs NETCP Packet Accelerator NETCP CPGMACS PA_SS SA PCIe	DDR3 EMIF EMIFA/SPI TSIP DEBUGSS+CP_TRACER+Local SCR 1 (only STM and ETB are reset isolated) TETBs NETCP Packet Accelerator NETCP CPGMACS PA_SS SA PCIe SRIO	DDR3 EMIF 0 EMIFA/SPI 0 TSIP 0 DEBUGSS+CP_TRACER+Local SCR 1 (only STM and ETB are reset isolated) TETBs 1 NETCP Packet Accelerator 0 NETCP CPGMACS 1 PA_SS SA 0 PCIe 0 SRIO 1	DDR3 EMIF 0 Software control control EMIFA/SPI 0 Software control TSIP 0 Software control DEBUGSS+CP_TRACER+Local SCR 1 (only STM and ETB are reset isolated) Software control TETBS 1 Software control NETCP Packet Accelerator 0 Software control NETCP CPGMACs 1 Software control PA_SS SA 0 Software control PCIe 0 Software control SRIO 1 Software control

	12				
MOD_HyperLink	HyperLink 13		0	Software control	5
MOD_L2SRAM	L2SRAM		0	Software control	6
MOD_MSMCSRAM	14 MSMCSRAM 15		0	Software control	7
MOD_CorePac0	CorePac0+local ti	imer	0	Software control	8
MOD_CorePac1	CorePac1+local ti		0	Software control	9
MOD_CorePac2	CorePac2+local ti		0	Software control	10
MOD_CorePac3	CorePac3+local ti		0	Software control	11
MOD_CorePac4	CorePac4+local ti		0	Software control	12
MOD_CorePac5	CorePac5+local ti		0	Software control	13
MOD_CorePac6	CorePac6+local ti 22	ımer	0	Software control	14
MOD_CorePac7	CorePac7+local ti	imer	0	Software control	15
No LPSC	Bootcfg, PSC, Ma	ain PLLCTL.		These modules do not use LPSC.	(

LPSC#	Modules	RESET_ISO (1 indicates capable of being reset isolated)		Power Domain Number
IOD_MODRST0	Shared LPSC - For all modules other than listed in this table.	0	Always on	
IOD_SRc3_PWR	SmartRflex3	1	Always on	
IOD_EMIF4F	DDR3 EMIF	0	Software control	
OD_TCP3E	TCP3e	0	Software control	
IOD_VCP2_A	VCP2_A	0	Software control	
OD_DEBUGSS_TR	DEBUGSS+CP_TRACER+Local SCR	1(only STM and ETB are reset isolated)	Software control	ı
OD_TETB_TRC	TETBs	1	Software control	
OD_PKTPROC 8	NETCP Packet Accelerator	0	Software control	
OD_CPGMAC 9	NETCP CPGMACs	1	Software control	
IOD_SA	NETCP SA	0	Software control	
IOD_PCIEX	PCIe	0	Software control	
IOD_SRIO	SRIO	1	Software control	
IOD_HyperLink	HyperLink	0	Software control	
IOD_L2SRAM	L2SRAM	0	Software control	



Power States

- Overview
- Power Domains
- Clock Domains
- Power States
- SmartReflex

♣ TEXAS INSTRUMENTS
CI Training

Power State Definitions for IPs

- OFF
 - No power to standalone IP.
 - Modules that have a logic power domain, such as SRIO and PCle.
 - It is expected that a logic power domain fully power gated will result on a leakage reduction in that power domain in the order of 4x to 10x.
- SRAM-OFF
 - Only memories are powered off
 - This mode requires that the IP be in PSC-CLK_RST_DIS
 - For wake-up, software needs to reconfigure IP to use it.
 - Not apply to CorePac SRAM.
- PSC-CLK_RST_DIS: reset low + clock gated
- PSC-CLK_DIS: clock gated + no-reset-applied
- CorePac_STATIC_PD: CorePac can enter Static Power Down mode by configuring its built-in power down controller (PDC).
- Packet-forwarding
 - IPs support the packet-forwarding mode: SRIO, SGMII and AIF.
 - The packet forwarding mode for SRIO, SGMII and AIF are different. For SRIO, it requires clock alive to
 provide packet forwarding. However, SGMII and AIF will not depend on clock to provide forwarding
 function.
- · Reset Isolation: IP is in reset isolation state.
- Active: leakage + clock power, dynamic power depending on activity. It could be idle (~0.01%) to maximum
 activity (100% utilization).

TEXAS INSTRUMENTS

CI Training


Power State Definitions for SOC

- OFF no power to IPs.
 - Power Expectation-no power
- Hibernation2 requires chip reset to exit, the chip reset is triggered through pin, MSMC + L2 SRAM turned-off.
 - $-\ \$ For TCI6616, the response time is less than few seconds. (three modes: AIF, SRIO, SRIO+AIF)
 - For TCI6608, the response time is less than 1~2 seconds. (three modes: SRIO, Ethernet, SRIO+Ethernet)
- Hibernation1 requires chip reset to exit, the chip reset is triggered through pin.
 - For TCI6616, the response time is less than 100ms. (three modes: AIF, SRIO, SRIO+AIF)
 - For TCI6608, the response time is less than 100ms. (three modes: SRIO, Ethernet, SRIO+Ethernet)
- Standby
 - TCI6616's requirement is to recover from less than 25ms.
 - L2 and MSMC SRAM will be in memory retention mode to meet the timing requirement TCl6608's requirement is to recover from less than 10ms.
 - CorePacs are in static power down, debugss/CP_tracers/TETBs. No LPSC status change when entering/exiting standby.
- Chip Exiting Reset Default default state after POR or chip level reset.
- Active
 - leakage + clock power, dynamic power depending on activity
 - TCI6616: WCDMA, LTE, LET-A, Geran
 - TCI6608: HyperLink, SRIO, Ethernet, SRIO+Ethernet, Ethernet + HyperLink+ PCle, Ethernet + SRIO + PCle, Ethernet + PCle, Ethernet + SRIO + PCle

TEXAS INSTRUMENTS


Device OFF

- No power supply to device
- Device chains are still connected:
 - GPIO
 - I2C
 - JTAG
 - RIO
 - AIF2
- It is mandatory to maintain the signal chain integrity
- Actual solution: external buffers on critical chains



Hibernation 2: Deep Hibernation


- Exit on chip_reset
- Chip-reset triggered via external pin
- Response time: a few seconds
- Targeted operation modes: Night mode
- Characteristics at a glance:
 - MCM, FFTC PDs are OFF
 - L2, MSMC, TCP3d, VCP2 are SRAM-OFF
 - DDR3 in Reset
 - AIF and/or RIO are in Reset Isolation
 - All other IPs in CLK_RST_DIS
 - Cores in STATIC PD





- Exit on chip reset
- Chip-reset triggered via external pin
- Response time: recovery in less than 100 ms
- Targeted operation modes:
 - Low Traffic mode
 - Active mode


- Characteristics at a glance:
 - MCM, FFTC PDs are OFF
 - L2, TCP3d, VCP2 are SRAM-OFF
 - DDR3 in Reset
 - MSMC is active
 - AIF and/or RIO are in Reset Isolation
 - All other IPs in CLK_RST_DIS
 - Cores in STATIC PD
- Possibility to save the states of FL to MSMC for fast recovery




Standby Mode

- Response time: recovery in less than 25 ms
- Targeted operation modes:
 - Low Traffic mode
 - Active mode

- Characteristics at a glance:
 - MCM, FFTC PDs are OFF
 - TCP3d, VCP2 are SRAM-OFF
 - DDR3 is active
 - L2, MSMC, SGMII, PA_SS are active
 - AIF and/or RIO are in Reset Isolation (or active)
 - All other IPs in CLK_DIS
 - Cores are idle





PD_DEBUG_TRC(RAM_PSM) PD_NETCP PD_PCIEX OPD_PCIEX OPD_SRIO OPD_SRIO OPD_LSRAM (RAM_PSM) OPD_LSRAM (RAM_PSM) OPD_LSRAM (RAM_PSM) OPD_LSRAM (RAM_PSM) OPD_LSRAM (RAM_PSM) OPD_LSRAM (RAM_PSM) AMDERCA OF OPPER AMDERCA OF	ACTIVE SRAM-OFF OFF OFF OFF OFF ON ACTIVE	ACTIVE SRAM-OFF ON OFF ON OFF OFF OFF CLK_RST_DIS STATIC_PD
PD_NETCP PD_PCIEX OPL_SRIO OPD_SRIO OPD_HyperLink OPD_LSRAM (RAM_PSM) OPD_MSMCSRAM (RAM_PSM) OPD_MSMCSRAM (RAM_PSM) OPD_MSMCSRAM (RAM_PSM) OPD_MSMCSRAM (RAM_PSM) OPD_MSMCSRAM (RAM_PSM) OPL_PSC_CorePac2 AN LPSC_CorePac3 AN LPSC_CorePac3 AN LPSC_CorePac4 AN LPSC_CorePac5 AN LPSC_CorePac5 AN LPSC_CorePac6 AN LPSC_COREPac7 AN LPSC_COREPAC7 AN LPSC_COREPAC7 AN LPSC_COREPAC7 AN LPSC_STAREDRST AN	OFF OFF OFF OFF ON ON ACTIVE	ON OFF ON OFF OFF OFF CLK_RST_DIS STATIC_PD
PD_PCIEX PD_SRIO O PD_HyperLink O PD_LSRAM (RAM_PSM) O PD_MSMCSRAM (RAM_PSM) O PD_MSMCSRAM (RAM_PSM) O LPSC_CorePac1 AI LPSC_CorePac2 AI LPSC_CorePac3 AI LPSC_CorePac4 AI LPSC_CorePac5 AI LPSC_CorePac6 AI LPSC_CorePac7 AI LPSC_CorePac7 AI LPSC_CorePac7 AI LPSC_COrePac8 AI LPSC_COrePac8 AI LPSC_COrePac8 AI LPSC_COrePac8 AI LPSC_COrePac8 AI LPSC_COrePac8 AI LPSC_COREPAC9 AI LPSC_COREPAC7 AI LPSC_COREPAC7 AI LPSC_COREPAC7 AI AI LPSC_COREPAC7 AI AI LPSC_COREPAC7 AI AI LPSC_CSHAREDRST	OFF OFF OFF ON ON ACTIVE	OFF ON OFF OFF CLK_RST_DIS STATIC_PD
PD_SRIO OPD_HyperLink OPD_LZSRAM (RAM_PSM) OPD_MSMCSRAM (RAM_PSM) OPD_MSMCSRAM (RAM_PSM) OPD_MSMCSRAM (RAM_PSM) AN IMPSC_CorePact AN IMPSC_SHAREDRST	OFF ON ON ACTIVE	ON OFF OFF OFF OFF CLK_RST_DIS STATIC_PD STATIC_PD STATIC_PD STATIC_PD STATIC_PD STATIC_PD STATIC_PD STATIC_PD STATIC_PD
DP_HyperLink OPD_LSRAM (RAM_PSM) OPD_MSMCSRAM (RAM_PSM) OPD_MSMCSRAM (RAM_PSM) OPD_MSMCSRAM (RAM_PSM) OPD_MSMCSRAM (RAM_PSM) OPD_MSMCSRAM (RAM_PSM) AN IPSC_CorePac2 AN IPSC_CorePac2 AN IPSC_CorePac3 AN IPSC_CorePac4 AN IPSC_CorePac5 AN IPSC_CorePac6 AN IPSC_CorePac6 AN IPSC_COREPac7 AN IPSC_COREPAC7 AN IPSC_COREPAC7 AN IPSC_COREPAC7 AN IPSC_COREPAC7 AN IPSC_SHAREDRST AN	OFF ON ON ACTIVE	OFF OFF OFF CLK_RST_DIS STATIC_PD STATIC_PD STATIC_PD STATIC_PD STATIC_PD STATIC_PD STATIC_PD STATIC_PD STATIC_PD
PD_L2SRAM (RAM_PSM) OPD_MSMCSRAM (RAM_PSM) O LPSC_CorePac0 AI LPSC_CorePac1 AI LPSC_CorePac3 AI LPSC_CorePac3 AI LPSC_CorePac3 AI LPSC_CorePac4 AI LPSC_CorePac6 AI LPSC_CorePac6 AI LPSC_CorePac7 AI LPSC_SHAREDRST AI	ON ON ACTIVE	OFF OFF CLK_RST_DIS STATIC_PD STATIC_PD STATIC_PD STATIC_PD STATIC_PD STATIC_PD STATIC_PD STATIC_PD STATIC_PD
PD_MSMCSRAM (RAM_PSM) LPSC_CorePac0 AI LPSC_CorePac1 AI LPSC_CorePac2 AI LPSC_CorePac3 AI LPSC_CorePac4 AI LPSC_CorePac6 AI LPSC_CorePac6 AI LPSC_CorePac6 AI LPSC_CorePac6 AI LPSC_CorePac6 AI LPSC_CorePac7 AI LPSC_COREPAc7 AI LPSC_COREPAc7 AI LPSC_COREPAc7 AI LPSC_COREPAc7 AI LPSC_COREPAC7 AI LPSC_STARREDRST AI	ON ACTIVE	OFF CLK_RST_DIS STATIC_PD STATIC_PD STATIC_PD STATIC_PD STATIC_PD STATIC_PD STATIC_PD STATIC_PD
LPSC_CorePac0 AI LPSC_CorePac1 AI LPSC_CorePac2 AI LPSC_CorePac3 AI LPSC_CorePac3 AI LPSC_CorePac4 AI LPSC_CorePac6 AI LPSC_CorePac6 AI LPSC_CorePac7 AI LPSC_CORePac7 AI LPSC_COREPac7 AI LPSC_COREPAC7 AI LPSC_SHAREDRST AI	ACTIVE	CLK_RST_DIS STATIC_PD STATIC_PD STATIC_PD STATIC_PD STATIC_PD STATIC_PD STATIC_PD STATIC_PD
LPSC_CorePact	ACTIVE ACTIVE ACTIVE ACTIVE ACTIVE ACTIVE ACTIVE ACTIVE ACTIVE	STATIC_PD STATIC_PD STATIC_PD STATIC_PD STATIC_PD STATIC_PD STATIC_PD
LPSC_CorePac2 LPSC_CorePac3 AI LPSC_CorePac4 AI LPSC_CorePac5 AI LPSC_CorePac5 AI LPSC_CorePac7 AI LPSC_COREPAC7 AI LPSC_COREPAC7 AI LPSC_SAHAREDRST AI	ACTIVE ACTIVE ACTIVE ACTIVE ACTIVE ACTIVE ACTIVE	STATIC_PD STATIC_PD STATIC_PD STATIC_PD STATIC_PD
LPSC_CorePac3 AI LPSC_CorePac4 AI LPSC_CorePac5 AI LPSC_CorePac6 AI LPSC_CorePac7 AI LPSC_SHAREDRST AI	ACTIVE ACTIVE ACTIVE ACTIVE ACTIVE	STATIC_PD STATIC_PD STATIC_PD STATIC_PD
LPSC_CorePac4 AI LPSC_CorePac5 AI LPSC_CorePac6 AI LPSC_CorePac7 AI LPSC_SHAREDRST AI	ACTIVE ACTIVE ACTIVE ACTIVE	STATIC_PD STATIC_PD STATIC_PD
LPSC_CorePac5 AI LPSC_CorePac6 AI LPSC_CorePac7 AI LPSC_SHAREDRST AI	ACTIVE ACTIVE ACTIVE	STATIC_PD STATIC_PD
LPSC_CorePac6 Ai LPSC_CorePac7 Ai LPSC_SHAREDRST Ai	ACTIVE ACTIVE	STATIC_PD
LPSC_CorePac7 AI LPSC_SHAREDRST AI	ACTIVE	_
LPSC_SHAREDRST A		STATIC_PD
11=1	ACTIVE	
LPSC_DEBUGSS C		ACTIVE
	CLK_RST_DIS	CLK_RST_DIS
LPSC_TETB_TRC C	CLK_RST_DIS	CLK_RST_DIS
LPSC_CP_TRACER C	CLK_RST_DIS	CLK_RST_DIS
LPSC_SRc3_PWR A	ACTIVE	ACTIVE+RST-ISO
LPSC_EMIF4F A	ACTIVE	ACTIVE
	CLK_RST_DIS	CLK_RST_DIS
_	CLK_RST_DIS	CLK_RST_DIS
	CLK_RST_DIS	CLK_RST_DIS
LPSC_SGMII CI	CLK_RST_DIS	FORWARDING?+ RST-ISO
LPSC_SA CI	CLK_RST_DIS	CLK_RST_DIS
LPSC_PCIEX CI	CLK_RST_DIS/active	CLK_RST_DIS
LPSC_SRIO CI	CLK_RST_DIS	FORWARDING+ RST-ISO
LPSC_HyperLink CI	CLK_RST_DIS	CLK_RST_DIS
LPSC_L2SRAM A	ACTIVE	CLK_RST_DIS

Power and clock domain Chip Exiting Reset D	Default Hibernation 2: AIF
N ON	ON ON
TRC(RAM_PSM) SRAM-OFF	SRAM-OFF
OFF	OFF
OFF	ON
OFF	ON
OFF	OFF
(RAM_PSM) ON	OFF
AM (RAM_PSM) ON	OFF
OFF	OFF
OFF	OFF
PSM) SRAM-OFF	ON (RST-ISO)
AM_PSM) SRAM-OFF	SRAM-OFF
M_PSM) SRAM-OFF	SRAM-OFF
ac0 ACTIVE	CLK_RST_DIS
ac1 ACTIVE	STATIC_PD
ac2 ACTIVE	STATIC_PD
ac3 ACTIVE	STATIC_PD
DRST ACTIVE	ACTIVE
GSS CLK RST DIS	CLK_RST_DIS
TRC CLK_RST_DIS	CLK_RST_DIS
ACER CLK RST DIS	CLK RST DIS
PWR	ACTIVE+RST-ISO
0 CLK_RST_DIS	CLK_RST_DIS
1 CLK RST DIS	CLK RST DIS
ACTIVE	ACTIVE
CLK_RST_DIS	CLK_RST_DIS
A CLK_RST_DIS	CLK_RST_DIS
CC CLK_RST_DIS	CLK_RST_DIS
CLK_RST_DIS	CLK_RST_DIS
CLK RST DIS	CLK RST DIS
CLK_RST_DIS/active	CLK_RST_DIS
CLK_RST_DIS	CLK_RST_DIS
ink CLK_RST_DIS	CLK_RST_DIS
M ACTIVE	CLK RST DIS
SRAM ACTIVE	CLK_RST_DIS
CLK_RST_DIS	CLK_RST_DIS
CLK_RST_DIS	CLK_RST_DIS
CLK_RST_DIS	CLK_RST_DIS
CLK RST DIS	FORWARDING+CLK DIS+ RST-ISO
CLK_RST_DIS CLK_RST_DIS	CLK RST DIS
	CLK_RST_DIS CLK_RST_DIS
	CLK_RST_DIS CLK_RST_DIS
	CLK_RST_DIS
CLK_RST_DIS B	

SmartReflex

- Overview
- Power Domains
- Clock Domains
- Power States
- SmartReflex

* Texas Instruments

CI Training

SmartReflex


- Some applications require SmartReflex Class 3.
- Class-0 is also supported:
 - NOTE: The VCNTL values have changed from 4 bits to 6 bits.
 The pin interface has 3 pins plus a select to control high and low bits.
- SmartReflex Class 3 devices:
 - Continuously adjust the supply voltage to changing environmental conditions. Class 0 was fixed based only on process.
 - SmartReflex changes the voltage based on performance requirements. A fundamental requirement is the ability to re-program the power supply.

♣ TEXAS INSTRUMENTS
CI Training

SmartReflex VID Control System

- Since SmartReflex™ changes the voltage based on performance requirements, a fundamental requirement is the ability to re-program the power supply. VID (VCNTL) and I²C (Class 3 only) are standard interfaces. A 4 pin (6 bit) VID (VCNTL) interface and an I²C interface are required.
- The preferred embodiment of the VID implementation requires 6 bits. The additional 2 bits (6 total) provide for better resolution or granularity during SmartReflex™ operations. A parallel control scheme is implemented to achieve based on 4 pins VID (VCNTL) interface.

♦ Texas Instruments CI Training



For More Information

- Refer to the Power Management User Guide
- For questions regarding topics covered in this training, visit the support forums at the <u>TI E2E</u> <u>Community</u> website.

♣ TEXAS INSTRUMENTS
CI Training