

欢迎第一次加入的伙伴(开会时请从下一页开始展示)

- 开放编辑, 直接点击 request for edit 然后在东亚时区群里at吴伟
- 如果没有找到自己的内容分类, 可以添加1-2页在最开始或中间
- 欢迎在开始的前5分钟进行自我介绍
- 日常八卦在东亚时区RISC-V双周同步微信群中, 欢迎加入
- 东亚时区Slides会公开到
: <https://github.com/cnrv/RISCV-East-Asia-Biweekly-Sync/tree/main/biweekly-meetings>仓库, 并且默认了CC协议

东亚时区RISC-V双周会

2026年4月2日·第 123 次

<https://github.com/cnrv/RISCV-East-Asia-Biweekly-Sync>

Host: 傅炜

Organizer: [CNRV](#)

会议议程(15:00 - 16:00)

- 自我介绍、等待参会者接入、非技术话题八卦(没有的话就直接跳过)
- RVI 的更新和八卦(基本上跟东亚双周会群内消息同步)
- 东亚地区小伙伴的项目更新
- 自由讨论

RISC-V International 同步、全球开源社区八卦(陈逸轩)

[tech-vector-digital-signal]讨论非线性数学函数所需的数值精度问题

[tech-p-ext] 发布了 spec 的 [ascii doc 版本](#)

[tech-attached-matrix-extension]讨论矩阵乘法 $A \times B$ 还是 $A \times B^T$

[tech-crypto-ext]分享[快速大整型运算提案](#)

[sig-fp]讨论了 [IME 舍入算法](#)、[复数算法](#)

RISC-V 中文社区的同步与八卦(杨延玲)

- [阿里达摩院发布RISC-V CPU玄铁C950, 刷新全球性能纪录](#)
- [openKylin RISC-V 二进制兼容再突破, 应用运行更快更流畅!](#)
- [凭"香山"登峰、因"如意"落地——10年, 中国辟出1条开源芯片产业落地之路](#)
- [三星放弃Arm架构, 发布RISC-V架构SSD主控](#)
- [乐鑫发布ESP32-S31高性能多协议双核RISC-V](#)

- [Arteris × 玄铁: 高性能 RISC-V SoC 的数据高速公路](#)
- [香港RISC-V联盟正式成立](#)
- [西藏移动联合希姆计算落地全球首个超高原RISC-V千卡算力集群](#)

RISC-V 韩语社区的同步与八卦

请此页编辑者删除水印

RISC-V 德语社区的同步与八卦

- [MIPS, Inova\(德国公司\) collaborate to advance Physical AI](#)

MIPS与德国Inova Semiconductors宣布合作，共同打造一款面向先进人形机器人与物理AI边缘平台的机器人控制参考平台。该平台结合了Inova在汽车区域架构领域的技术优势，以及MIPS的RISC-V计算与混合信号技术，基于GlobalFoundries的FDX工艺制造，具备实时控制回路、安全AI工作负载、高性能与超低功耗等特点。

- [eSOL and Quintauris Partner to Expand Software Integration in RISC-V Automotive Platforms](#)

eSOL与Quintauris在2026年Embedded World展会上宣布达成战略合作，将eSOL的实时操作系统技术整合至Quintauris的RISC-V平台，共同支持下一代汽车系统。适用于ADAS、车辆控制、区域架构等先进汽车应用。

- [The Road from embedded world: TASKING Showcased Integrated Compile-Debug-Test Workflow for Safety-Critical Embedded Systems](#)

TASKING在德国嵌入式世界展会上展示了覆盖从编译、调试到测试全流程的集成 workflow 解决方案，适用于汽车、航空航天、国防、工业及机器人等领域。

RISC-V 日语社区的同步与八卦

.

请此页编辑者删除水印

RISC-V 中国峰会进展(吴伟)

- RISC-V 中国峰会 2026 主办城市和主办方的投票接近完成
 - 估计清明节之后的一周内公布
- 计划举办时间: 10月27-31日那一周
 - 与RISC-V北美峰会对调时间

Clang/LLVM 上游进展

- [RISCV] Add codegen support for SATI and USATI.
<https://github.com/llvm/llvm-project/commit/51207194>
- [RISCV] Remove codegen for vp_ intrinsics
<https://github.com/llvm/llvm-project/commit/effcd181e58>
<https://github.com/llvm/llvm-project/commit/2a7ca3a3fa4>
<https://discourse.llvm.org/t/rfc-remove-codegen-support-for-trivial-vp-intrinsics-in-the-risc-v-backend/87999>
- [RISCV] Handle freeze in vp.merge widening codegen prepare
<https://github.com/llvm/llvm-project/commit/2566734adf>
- [RISCV] Move unpaired instruction back in RISCVLoadStoreOptimizer
<https://github.com/llvm/llvm-project/commit/18a065763d>

GCC 进展

- 开始跟踪维护gcc-precommit-ci模块, 用于patch追踪

<https://github.com/pz9115/gcc-precommit-ci>

- riscv-gnu-toolchain计划更新gcc到最新的上游分支

<https://github.com/riscv-collab/riscv-gnu-toolchain/pull/1841>

- P-ext ascii-doc已更新至0.20版本, 正在同步更新工具链中

<https://github.com/riscv/riscv-p-spec>

QEMU/Spike 进展(译文)

[提交](#) · [v11.0.0-rc1](#) · [QEMU](#) / [QEMU](#) · [GitLab](#)

From: Alistair Francis <alistair.francis@wdc.com>

The following changes since commit 5a68a3add61208aad34d47134fdcf3f407d2ce4:

Update version for v11.0.0-rc0 release (2026-03-18 15:56:51 +0000)

are available in the Git repository at:

<https://github.com/alistair23/qemu.git> tags/pull1-riscv-to-apply-20260320

for you to fetch changes up to 38937473da3ebdd89bbe6bbc3effc0b153ceb414:

target/riscv: Fix scountovf CSR behavior in VS-mode and M-mode (2026-03-20 08:41:15 +1000)

RISC-V PR for 11.

- * Fix integer overflow in cm_base calculation
- * Fix null pointer dereference in cpu_set_exception_base
- * Update Daniel Henrique Barboza's email
- * Add Chao Liu as reviewer
- * Set SiFive PDMA done bit upon completion
- * Remove deprecated 'riscv, delegate' device-tree property
- * Fix OCP FP8 E4M3 conversion issues
- * Fix IOMMU instance_init allocations in instance_finalize
- * Support Smpmpmt extension
- * Fix SiFive UART spurious IRQ issue and misc updates
- * Fix missing flags merge in probe_pages for cross-page accesses
- * Fix page probe issues in vext_ldff
- * Fix scountovf CSR behavior in VS-mode and M-mode

ISA and Extensions

- Add Zilsd and Zclsd extension support
- Add RISC-V ZALASR extension
- Support Smpmpmt extension

Machines

- Add all available CSRs to 'info registers'
- Add 'riscv-aia' accel prop info to documentation
- Add support for MIPS P8700 CPU

Fixes and Misc

- Fix IOMMU MemoryRegion owner
- Don't look up DDT cache in Off and Bare modes
- Fix integer overflow in cm_base calculation
- Fix null pointer dereference in cpu_set_exception_base
- Set SiFive PDMA done bit upon completion
- Remove deprecated 'riscv, delegate' device-tree property
- Fix OCP FP8 E4M3 conversion issues
- Fix SiFive UART spurious IRQ issue and misc updates
- Fix missing flags merge in probe_pages for cross-page accesses
- Fix page probe issues in vext_ldff
- Fix scountovf CSR behavior in VS-mode and M-mode

Sail/ACT 上游进展

<https://github.com/riscv/sail-riscv>

- #1606 Add the Svptc extension.
- #1611 Add the Ssccptr extension.
- #1605 Add the Ziccamoa, Ziccamoc and Ziccrse extensions.
- #1599 Add the Svade and Svadu extensions.
- #1596 Add the Svnaptot extension.

- #1639 Fix PMA check for byte/half-word widths in Zabha.
- #1568 Add a max_time_to_wait parameter to configure maximum waits for waiting instructions.
- #1638 Fix Mac condition in CMake packaging

<https://github.com/riscv/riscv-arch-test>

- #1160 Rv64 vector selfcheck
- #1177 Zicbop & SvPMPZicbo ACTs
- #1170 Feat/add zimop unprivileged suite
- #1152 Svbase Tests and Coverage
- #1133 Add support for VCS for coverage
- #1117 ExceptionsZc 100% coverage, added nop to load/store access

V8 for RISC-V 更新(邱吉、陆亚涵)

Update:

7699576: [riscv] Fix build for cross compile | <https://chromium-review.googlesource.com/c/v8/v8/+7699576>
7695091: [riscv] Add simd in LiftoffAssembler::Push/Pop | <https://chromium-review.googlesource.com/c/v8/v8/+7695091>
7695806: [riscv] Fix SIMD lane load source register | <https://chromium-review.googlesource.com/c/v8/v8/+7695806>
重构cpu 文件
7683553: [base] Refactor CPU detection code into architecture-specific files |
<https://chromium-review.googlesource.com/c/v8/v8/+7683553>
7669710: [riscv] Fix vector Imul calculation for RVV | <https://chromium-review.googlesource.com/c/v8/v8/+7669710>
7669917: [riscv] Optimize memory access for allocatable double registers in DeoptimizationEntry |
<https://chromium-review.googlesource.com/c/v8/v8/+7669917>

Port:

7707695: [riscv][base] Refactor EmbeddedVector: decouple from Vector |
<https://chromium-review.googlesource.com/c/v8/v8/+7707695>
7699360: [riscv][wasm][wasmfx] Implement switch instruction |
<https://chromium-review.googlesource.com/c/v8/v8/+7699360>
7695807: [riscv][turboshift] Direct call for known functions | <https://chromium-review.googlesource.com/c/v8/v8/+7695807>
7687330: [riscv][maps] Prepare for splitting MAP_TYPE into multiple values |
<https://chromium-review.googlesource.com/c/v8/v8/+7687330>
7685620: [riscv][wasmfx] Trap on null for resume_throw_ref |
<https://chromium-review.googlesource.com/c/v8/v8/+7685620>
7683933: Reland "[riscv][superspread] port to riscv" | <https://chromium-review.googlesource.com/c/v8/v8/+7683933>

Spidermonkey for RISC-V更新（邱吉、陆亚涵）

请此页编辑者删除水印

OpenJDK on RISC-V (PLCT 杨飞 offline)

1. Reviewed JDK-mainline PRs:

- <https://github.com/openjdk/jdk/pull/28548> (8373069: RISC-V: implement GHASH intrinsic)
- <https://github.com/openjdk/jdk/pull/28702> (8371920: [TEST] Enable CMove tests on other platforms)
- <https://github.com/openjdk/jdk/pull/28896> (8373998: RISC-V: simple optimization of ConvHF2F)
- <https://github.com/openjdk/jdk/pull/28886> (8374056: RISC-V: Fix argument passing for the RiscvFlushIcache::flush)
- <https://github.com/openjdk/jdk/pull/28830> (8372591: assert(!current->cont_fastpath() || freeze.check_valid_fast_path()) failed)
- <https://github.com/openjdk/jdk/pull/28894> (8374184: RISC-V: implement GCM intrinsic with Zvkg and Zvkned extension)
- <https://github.com/openjdk/jdk/pull/28988> (8374351: RISC-V: Small refactoring for crypto macro-assembler routines)
- <https://github.com/openjdk/jdk/pull/29035> (8374525: RISC-V: Several masked float16 vector operations are not supported)
- <https://github.com/openjdk/jdk/pull/28002> (8370691: Add new Float16Vector type and enable intrinsification of vector operations supported by auto-vectorizer)
- <https://github.com/openjdk/jdk/pull/29182> (8375094: RISC-V: Fix client builds after JDK-8366732)
- <https://github.com/openjdk/jdk/pull/29293> (8370112: Remove VM_Version::supports_fast_class_init_checks() in platform-specific code)
- <https://github.com/openjdk/jdk/pull/29307> (8375657: RISC-V: Need to check size in SharedRuntime::is_wide_vector)
- <https://github.com/openjdk/jdk/pull/29336> (8375787: compiler/vectorapi/TestCastShapeBadOpc.java fails with release VMs)

3. Proposed JDK-25u backport PRs:

- <https://github.com/openjdk/jdk25u-dev/pull/82> (8371385: compiler/escapeAnalysis/TestRematerializeObjects.java fails in case of -XX:-UseUnalignedAccesses)
- <https://github.com/openjdk/jdk25u-dev/pull/116> (8373998: RISC-V: simple optimization of ConvHF2F)



Go community work update (PLCT 蒙卓)

TL;DR Summary:

- RV Zk asm support upstreaming, runtime/crypto library working (AES expandKey)
- runtime/secret upstreaming

1. Authored/Co-authored Go-mainline CLs:

- 741860: cmd/link: add R_RISCV_TLS_IE support for internal link | <https://go-review.googlesource.com/c/go/+741860>
- 742200: cmd/link: enable PIE internal link for riscv64 | <https://go-review.googlesource.com/c/go/+742200>
- 663778: cmd/asm, cmd/internal/obj: add zvbb/zvbc/zvkb for riscv64 | <https://go-review.googlesource.com/c/go/+663778>
- 664155: cmd/asm, cmd/internal/obj: add crypto algorithm suites for riscv64 | <https://go-review.googlesource.com/c/go/+664155>
- 752980: internal/cpu: add vector crypto extension detection for riscv64 | <https://go-review.googlesource.com/c/go/+752980>
- 752981: crypto/sha256: enable zvknha support for riscv64 | <https://go-review.googlesource.com/c/go/+752981>
- 755840: crypto/sha512: enable zvknhb for riscv64 | <https://go-review.googlesource.com/c/go/+755840>
-

2. Reviewed Go-mainline CLs:

- 652717: doc, cmd/internal/obj/riscv: document the riscv64 assembler | <https://go-review.googlesource.com/c/go/+652717>
- 646736: internal/bytealg: vector implementation of equal for riscv64 | <https://go-review.googlesource.com/c/go/+646736>
- 646737: internal/bytealg: vector implementation of compare for riscv64 | <https://go-review.googlesource.com/c/go/+646737>
- 670875: riscv64: fix the path to the RISC-V extensions in spec.go | <https://go-review.googlesource.com/c/arch/+670875>
- cmd/compile: line number debug info regression in go1.25 around literal rewriting | <https://github.com/golang/go/issues/74576>
- 348389: cmd/compile: emit classify instructions for infinity tests on riscv64 | <https://go-review.googlesource.com/c/go/+348389>
- 670875: riscv64: fix the path to the RISC-V extensions in spec.go | <https://go-review.googlesource.com/c/arch/+670875>
- 690495: runtime: identify virtual memory layout for riscv64 | <https://go-review.googlesource.com/c/go/+690495>
- 703715: cmd/compile/internal/ssa: add codegen for Zicnd extension on riscv64 | <https://go-review.googlesource.com/c/go/+703715>
- 705996: cmd/compile/internal/ssa: add codegen for Zicnd extension on riscv64 | <https://go-review.googlesource.com/c/go/+705996>
- 734081: riscv64: fix bug in memOrder to string | <https://go-review.googlesource.com/c/arch/+734081>
- 717980: runtime, cmd/internal/obj/riscv: support spin lock on riscv64 | <https://go-review.googlesource.com/c/go/+717980>
- 754687: math: add assembly func archExp and archExp2 for riscv64 | <https://go-review.googlesource.com/c/go/+754687> [merged]
- 720520: cmd/internal/obj/riscv: add assembly support of Zbc extension | <https://go-review.googlesource.com/c/go/+720520> [merged]
- 758000: cmd/internal/obj/riscv: add support for FENCE operands and FENCE.TSO | <https://go-review.googlesource.com/c/go/+758000> [merged]



RuyiSDK (xijing)

- **RuyiSDK 包管理器 : 包管理器已经更新到0.47.0**

- 新增多软件源(overlay)支持, 允许厂商、企业、个人在官方软件源基础上叠加自定义软件源, 并按优先级解析软件包。
- 修复单文件二进制发行版中 rich 模块缺失导致的运行时错误。
- 修复 ruyi admin format-manifest 对 strip_components = 0 的处理问题。
- 改进 ruyi list profiles 的输出, 在多软件源环境下更清晰、更安全。
- 在 PyPI 的 pyproject.toml 中补充 SEO 关键字, 便于在 PyPI 搜索到 Ruyi。

- **RuyiSDK VSCode 插件 :**

- 修复创建虚拟环境时 sysroot 缺失127
- 重构虚拟环境 profile 提取逻辑

- **RuyiSDK Eclipse 插件 :**

- 重构代码, 集中插件内所有对 Ruyi 包管理器的调用, 为将来铺路。
- 调研并编写代码测试基于 OIDC 的 Discourse 用户登录逻辑。

openEuler RISC-V (周嘉诚)

Status / 20260402

- [openEuler 24.03 SP3](#)
 - 🎉 Released [[Download Link](#)]
- [openEuler 24.03 SP4](#)
 - Preliminary works (patch rebasing, etc)

Updates

- Kernel (RVCK 6.6):
 - Add: devices trees for K1 devboards
 - Backport: TH1520 mailbox driver (after cleanup)
 - Backport: TH1520 AON firmware (after cleanup)
 - Cleanup: TH1520 Reset driver
 - Cleanup: TH1520 i2s / TDM / SPDIF audio driver support
 - Cleanup: TH1520 clk driver, wdt dts support

Schedule of releases:

- [Late Q2](#) - openEuler [24.03 SP4](#)
- [Late Q3](#) - openEuler [26.09](#)
- [Late Q4](#) - openEuler [24.03 SP5](#)

Features:

- Tier 1 support for RVA23
- 6.6-based [common kernel](#) for CoM260(K3) QEMU, Pioneer(SG2042), LPi4A(TH1520), BPi-F3(K1) and more

Images:

- [UEFI](#) ISO & qcow2 images
- U-Boot/Linuxboot Images for devboards

Gentoo for RISC-V 的情况更新（Gentoo 小队）

请此页编辑者删除水印

Arch Linux RISC-V (Felix & PRZ)

- RevyOS Kernel provided at 6.19.3
 - SG2042 (single-socket)
 - SG2044 EVB
 - TH1520 (LPI4A)
 - DP1000 EVB
 - K1 (BPiF3, OPiRV2, no TF card)
- GHC 9.6 with NCG, thanks to eweOS
- ROCm 7.2.0, binutils 2.46 & glibc 2.43, Rust 1.93, and many other package updates

```
root@centiskorch ~ {0}$ fastfetch

      .o+
     'ooo/
    +oooo:
   +oooooo:
  +ooooooo+:
 \/:-:++oooo+:
  \+/+++/+++++:
   \+++++++:
    \+++++ooooooo+/
     /ooooSSSSO++oSSSSSO+`
      .oSSSSSO-````/oSSSSSO`
     -oSSSSSO.      :SSSSSSO.
    :oSSSSSS/       oSSSSo+++
   /oSSSSS+/s/      +SSSSooo/-
  /oSSSSS+/s/      -:/+oSSSSo+
 +SSo+/s/          +oSSo+
++:
++:
++:
root@centiskorch ~ {0}$

root@centiskorch
-----
OS: Arch Linux riscv64
Host: Milk-V Pioneer
Kernel: Linux 6.19.3-1-revyos-g2d993240389d
Uptime: 6 mins
Packages: 1785 (pacman)
Shell: bash 5.3.9
Terminal: /dev/pts/0
CPU: sg2042 (64)
Memory: 1.68 GiB / 124.88 GiB (1%)
Swap: 0 B / 4.00 GiB (0%)
Disk (/): 714.62 GiB / 937.82 GiB (76%) - ext4
Local IP (enP3p5s0): 172.25.22.77/24
Locale: C.UTF-8
```

```
root@centiskorch ~ {0}$ ghc --version
The Glorious Glasgow Haskell Compilation System, version 9.6.7.20250817
root@centiskorch ~ {0}$ ghc --print-have-native-code-generator
YES
root@centiskorch ~ {0}$
```

Arch Linux RISC-V (Felix & PRZ) - Electron



请此页编辑者删除水印

Fedora on RISC-V status update (20260122) 提交人不在线

请此页编辑者删除水印

Fedora on RISC-V status update(20260402)

- **RPM packaging** (<https://www.fedoravforce.org>)
 - Koji Status: [F44, GA on April 14, 2026](#)
 - **F43: 21837[88%+] srpm**
 - **F44: building[10400+, 43%]**
 - **RVA23[preparing]**
- **main package version(F44):**
 - Toolchain:
 - **gcc-16.0.1-0.9**
 - **glibc-2.43-2**
 - **binutils-2.46-2**
 - **libffi-3.5.2-1**
 - java-25-openjdk-25.0.0.0.36
 - java-latest-openjdk(25.0.0.0.36-0.3.0)
 - perl-5.42.0-520
 - **python3.14-3.14.3-1**
 - **llvm-21.1.8-6**
 - golang-1.25.2-1
 - **rust-1.94.0-1**
- Desktop support Fedora 43:
 - **DONE:** [XFCE/Sugar/i3/Sway/GNOME/LXDE/KDE/LXQT](#)
 - **ONGOING:** Cinnamon/Budgie/Mate/Deepin
 - **Key Desktop App**
 - **firefox-145.0.1-1**
 - **libreoffice-25.8.3.2-3**
 - **thunderbird-145.0-1**
 - **chromium-143.0.7499.169-1.rv64**
- Image and REPOs :
 - <https://images.fedoravforce.com>
 - Images:
rsync://mirror.iscas.ac.cn/fedora-riscv/releases/43/Spins/
 - REOP:
rsync://mirror.iscas.ac.cn/fedora-riscv/releases/43/Everything
 -
- ROS/ROS2 upgrading to F43
- [Sail](#) for rawhide[**UPSTREAMING**]
- function testing for F43:
 - **Podman, Image:** [fedorariscv/base](#)
 - Ceph[**ONGOING**] , DDPK, SPDK
 - K8s[**ONGOING**]

openRuyi 开源发布, 只为 RISC-V (王经纬)

定位: 专门为 RISC-V 打造的实验性滚动发行版, 接纳各种 RISC-V 优先的实验性特性

发布时间: 2026 年 3 月发布第一个试验版本

相关地址:

- 官网: [openRui.cn](https://openrui.cn)
- Github: <https://github.com/openRui-Project>
- 发布件: <https://releases.openrui.cn/>

编译基线: rva23u64, 启用了 LTO, 并默认采用 -mtune=generic-ooo 作为调优选项。

初始软件版本: Kernel (mainline): 6.19.9; Kernel (LTS): 6.18.19; gcc: 15.2.0 with RVA23 support; binutils: 2.45; glibc: 2.42; grub: 2.14; systemd: 259; coreutils: 9.9; util-linux: 2.41.3

四种场景: Server: 面向裸金属服务器使用场景; Container: 适用于公有云和私有云环境; Desktop: 采用 labwc 作为我们的首选桌面方案; Zero (BSP 验证): 面向 SoC bring-up 与内核开发的特别版本, 尤其适用于 pre-silicon 阶段。

openRuyi 开源发布, 只为 RISC-V (王经纬)



在进迭 V100 上完成验证
测试浏览器和图形化能力

完成 Ollama + PicoClaw 本地
部署验证, 基于 AMD 7900xtx +
ROCm 7.1

Debian for RISC-V(于波)

请此页编辑者删除水印

RevyOS (郑景坤)



Sophgo Linux Upstream Status Update(汪辰 本次无更新)

请此页编辑者删除水印

openCloudOS/openGauss SIG 进展(孙敏)

请此页编辑者删除水印

Box64 RISC-V 进展



请此页编辑者删除水印

固件（王翔）

➤ opensbi

- 修正pmu计数器查找时的回退机制
<https://lists.infradead.org/pipermail/opensbi/2026-March/009643.html>
- 给domain的dt添加了一个root-regions允许domain继承root domain的region
<https://lists.infradead.org/pipermail/opensbi/2026-March/009653.html>
- 修正domain上下文切换时的bug, 由初始化时非冷启动的domain的boot_hart初始化成了-1
<https://lists.infradead.org/pipermail/opensbi/2026-March/009654.html>
- 导出了APLIC/IMSIC接口给平台使用
<https://lists.infradead.org/pipermail/opensbi/2026-March/009660.html>
- 添加条件编译屏蔽使用Zkr初始化栈guard(没必要)
<https://lists.infradead.org/pipermail/opensbi/2026-March/009671.html>

➤ 其他

- openEuler openruiy 在qemu上安全启动成功
<https://asciinema.org/a/w0lDeSsl6qdJCgwK>
<https://asciinema.org/a/snEvsiZzZjoZGETO>

RustSBI团队进展(洛佳)

-

请此页编辑者删除水印

RustSBI团队进展(洛佳)

-

请此页编辑者删除水印

香山开源RISC-V处理器 - ICT / PCL

请此页编辑者删除水印

香山开源RISC-V处理器 - ICT / PCL

请此页编辑者删除水印

香山开源RISC-V处理器 - ICT / PCL

请此页编辑者删除水印

banshanjdk-8 让你的 java8 程序在 RISC-V 平台极限加速

请此页编辑者删除水印

Chisel and Additional Technology / Sequencer

请此页编辑者删除水印

OpenHW & OpenHW Aisa Working Group

请此页编辑者删除水印

甲辰计划进展(吴伟)

- 丙午马年推出了[「五色石工程」](#)
- 顶尖人才识别网络新增 [任鹏飞\(kxxt\)](#)
 - 任鹏飞(kxxt)是中国科学技术大学网络空间安全学院硕士研究生。他热爱自由开源软件(FOSS)，积极参与并贡献于多个开源项目。在RISC-V生态系统中，他为 Arch Linux RISC-V 提供了大量软件包的维护和适配工作，并主导或参与了 Electron、Chromium 等大型项目的 RISC-V 移植、优化、长期维护工作(riscv-forks 系列[1])，是RISC-V开源基础设施建设的重要贡献者。同时，他开发并维护了多个高星 Rust CLI 工具，在Rust社区、eBPF/Linux工具链和开源打包领域展现出显著的工程能力和持续贡献。

自由讨论 / AOB

- PLCT实验室品牌策略调整, 以后转向如意品牌
- sig-fp :IME 舍入算法, 关注进迭

准备加入更多的国际开源组织进行同步观测

Hiroki Sato from FreeBSD Foundation ([core team member](#))

Willingness for collaboration on FreeBSD Pkg Repo

Ruinland (Andes) [Linuxulator for RISC-V](#) idea proposed in AsiaBSDCon'26

Welcomes ISCAS to join/present/sponsor AsiaBSDCon '27

[RISE Appreciation Program](#) calls for help :

Requires regular review from RISE members, espceccilly broader inputs.

Proposed to have a joint review with ISCAS for review.

BACKUP