

欢迎第一次加入的伙伴(开会时请从下一页开始展示)

- 开放编辑, 直接点击 request for edit 然后在东亚时区群里at吴伟
- 如果没有找到自己的内容分类, 可以添加1-2页在最开始或中间
- 欢迎在开始的前5分钟进行自我介绍
- 日常八卦在东亚时区RISC-V双周同步微信群中, 欢迎加入
- 东亚时区Slides会公开到
: <https://github.com/cnrv/RISCV-East-Asia-Biweekly-Sync/tree/main/biweekly-meetings>仓库, 并且默认了CC协议

东亚时区RISC-V双周会

2026年01月22日·第 119 次

<https://github.com/cnrv/RISCV-East-Asia-Biweekly-Sync>

Host: 张松松

Organizer: PLCT Lab plct-oss@iscas.ac.cn

会议议程(15:00 - 16:00)

- 自我介绍、等待参会者接入、非技术话题八卦(没有的话就直接跳过)
- RVI 的更新和八卦(基本上跟东亚双周会群内消息同步)
- 东亚地区小伙伴的项目更新
- 自由讨论

RISC-V International 同步、全球开源社区八卦(陈逸轩)

[sig-documentation]Krste 提议重构非特权指令集手册的章节划分

[tech-crypto-ext] 提案 RSA 性能优化中使用的 VHMACC/VLMACC 指令

[sig-vector]提案 vgmul8 和 vgmul8mac 指令优化云存储场景 $GF(2^8)$ 的计算要求

[tech-vector-digital-signal]讨论是不是与 P 扩展指令有过多重叠

[tech-p-ext] 编码文档中 PMQWACC 和 PMQRWACC 的名称有误, 属于标量指令应该没有前缀P

RISC-V 中文社区的同步与八卦(杨延玲)

行业动态与生态合作

1. [开芯院重磅发布 RISC-V 车规系列 IP EDGE-5-Sa:从硬核技术到量产突破, 引领汽车芯片自主创新](#)
2. [进迭时空再获数亿元融资, 下一代 RISC-V AI 芯片 K3 即将发布](#)
3. [TASKING携手芯来科技推动RISC-V汽车软件创新](#)

技术突破与产品发布

1. [性能级 RISC-V 来袭 ! Milk-V Titan 现货开售:八核 + PCIe 4.0 x16](#)
2. [国产最强:RISC-V CPU内核P100发布](#)
3. [Anolis OS 23.4 发布:全面支持 RVA23 RISC-V 架构, 强化安全与云原生生态](#)
4. [乐鑫科技发布其首款 Wi-Fi 6E 芯片:集成三频无线与双模蓝牙, 速率可达 2.4 Gbps](#)

RISC-V 韩语社区的同步与八卦

请此页编辑者删除水印

RISC-V 德语社区的同步与八卦

- [Quintauris Demonstrates RISC-V Innovation in Automotive at CES](#)

推出一个集成了Quintauris实时汽车平台和Synopsys经功能安全认证的ARC-V处理器IP的预验证参考架构，并在CES上进行了展示，显著加速并保障了基于RISC-V的汽车SoC开发流程，为汽车客户提供了量产就绪的解决方案。

- [Embedded World 2026 10. – 12.3.2026 in Nürnberg](#)

RISC-V 日语社区的同步与八卦

.

请此页编辑者删除水印

RISC-V 中国峰会进展(吴伟)

请此页编辑者删除水印

Clang/LLVM 上游进展

- [RISCV] Add basic Mach-O triple support.
<https://github.com/llvm/llvm-project/commit/75d025124aa3>
- [RISCV] AI Foundry ET extensions for RISC-V (XAIFET, Esperanto ET-SoC-1)
<https://github.com/llvm/llvm-project/commit/d73cd7146291>
- [RISCV] Add a custom pre-ra scheduler
[RISCV] Schedule RVV instructions with compatible vtype/vl first
<https://github.com/llvm/llvm-project/commit/564f2be43f81>
<https://github.com/llvm/llvm-project/commit/79a1b80af856>
- [RISCV] Support vselect,select,min/max,mul/div codegen for P extension
[#175744](#) [#175741](#) [#175494](#) [#174801](#)

GCC 进展

- 添加Zalavr扩展支持
<https://patchwork.sourceware.org/project/binutils/patch/20260121162309>
- 允许汇编器根据mergeable sections段来重新调整重定位
<https://patchwork.sourceware.org/project/binutils/patch/87ldhxxgyo>
- 调整了RVV intrinsic定义顺序, 解决了与XTheadvector的定义顺序冲突问题
<https://patchwork.sourceware.org/project/gcc/patch/DFQWEJTE60K0>

QEMU/Spike 进展(呼唤志愿者)

请此页编辑者删除水印

Sail/ACT 上游进展

#910 Add support for **Smstateen** and **Ssstateen** extensions

#379 Add **Ssqosid** extension

#1482 Add hypervisor helper to check if privilege level is virtual mode

#1481 Add Hypervisor interrupt causes

#1480 Add Hypervisor exception causes

#1447 Add configuration option for reserved behavior
xenvcfg.CBIE = 0b10

#1422 Add configuration option for reserved behavior `pmpcfg
with r=0, w=1`

#861 [ACT4] Fix error for handwritten priv tests

#858 [ACT4] Fix Zfbfmin not enabling FPU

#853 [ACT4] Update UDB and CI improvements

#851 [ACT4] Disable auto release notes

#850 [ACT4] Attempt to fix CTP release ordering

#848 [ACT4] Add exclude flag to testgen and framework to skip extensions

#847 [ACT4] Fix CSR sigupd macros

#844 [ACT4] testgen refactor and initial version of priv generator

#838 [ACT4] Fix Zfh tests not enabling fp

#836 [ACT4] objdump improvements

#835 [ACT4] Convert demo VM test to ACT4 format

#833 Zicntr and CTP Improvements

V8 for RISC-V 更新(邱吉、陆亚涵)

1. 7508964: [riscv]Eliminate -Wexit-time-destructors warnings | <https://chromium-review.googlesource.com/c/v8/v8/+7508964>
2. 7502457: [riscv] Implement AssembleArchSelect | <https://chromium-review.googlesource.com/c/v8/v8/+7502457>
3. 7484947: [riscv] Fix incorrect code gen | <https://chromium-review.googlesource.com/c/v8/v8/+7484947>

Upstream Port

1. 7495671: [riscv][sandbox] Migrate TrustedPointerTable to range-based type checks | <https://chromium-review.googlesource.com/c/v8/v8/+7495671>
2. 7489051: [riscv][acqrel] Added atomic acquire load and release store instructions | <https://chromium-review.googlesource.com/c/v8/v8/+7489051>
3. 7417239: [riscv][wasmfx] Fix cmp width in WasmFXResumeThrow | <https://chromium-review.googlesource.com/c/v8/v8/+7417239>

Spidermonkey for RISC-V更新（邱吉、陆亚涵）

OpenJDK on RISC-V (PLCT 杨飞 offline)

1. Authored/Co-authored JDK-mainline PRs:

- <https://github.com/openjdk/jdk/pull/28171> (8371385: compiler/escapeAnalysis/TestRematerializeObjects.java fails in case of -XX:-UseUnalignedAccesses)
- <https://github.com/openjdk/jdk/pull/28279> (8371753: compiler/c2/cr7200264/TestIntVect.java fails IR verification)
- <https://github.com/openjdk/jdk/pull/28340> (8371869: RISC-V: too many warnings when build on BPI-F3 SBC)
- <https://github.com/openjdk/jdk/pull/28364> (8372046: compiler/floatingpoint/TestSubNodeFloatDoubleNegation.java fails IR verification)

2. Reviewed JDK-mainline PRs:

- <https://github.com/openjdk/jdk/pull/25281> (8365732: RISC-V: implement AES CTR intrinsics)
- <https://github.com/openjdk/jdk/pull/28320> (8371968: RISC-V: implement AES CBC intrinsics)
- <https://github.com/openjdk/jdk/pull/28343> (8371966: RISC-V: Incorrect pointer dereference in TemplateInterpreterGenerator::generate_native_entry)
- <https://github.com/openjdk/jdk/pull/28309> (8357551: RISC-V: support CMoveF/D vectorization)

3. Proposed JDK-25u backport PRs:

- <https://github.com/openjdk/jdk25u/pull/222> (8362972: C2 fails with unexpected node in SuperWord truncation: IsFiniteF, IsFiniteD)
- <https://github.com/openjdk/jdk25u/pull/238> (8368366: RISC-V: AlignVector is mistakenly set to AvoidUnalignedAccesses)
- <https://github.com/openjdk/jdk25u/pull/281> (8367692: RISC-V: Align post call nop)
- <https://github.com/openjdk/jdk25u-dev/pull/5> (8370708: RISC-V: Add VerifyStackAtCalls)
- <https://github.com/openjdk/jdk25u-dev/pull/20> (8371966: RISC-V: Incorrect pointer dereference in TemplateInterpreterGenerator::generate_native_entry)
- <https://github.com/openjdk/jdk25u-dev/pull/22> (8372046: compiler/floatingpoint/TestSubNodeFloatDoubleNegation.java fails IR verification)
- <https://github.com/openjdk/jdk25u-dev/pull/38> (8366747: RISC-V: Improve VerifyMethodHandles for method handle linkers)
- <https://github.com/openjdk/jdk25u-dev/pull/41> (8362284: RISC-V: cleanup NativeMovRegMem)

4. OpenJDK committer nomination:

- <https://mail.openjdk.org/pipermail/jdk-dev/2025-December/010642.html> (New JDK Committer: Dingli Zhang)
- <https://mail.openjdk.org/pipermail/jdk-dev/2025-December/010643.html> (New JDK Committer: Anjian Wen)



Go community work update (PLCT 蒙卓)

TL;DR Summary:

- RVV runtime optimazation reviewing
- RV Zk asm support upstreaming, runtime/crypto library TBD
- runtime/secret upstreaming
- Fixing <https://github.com/golang/go/issues/76816> for RVA22U64 builder

1. Authored/Co-authored Go-mainline CLs:

- 647596: runtime: unify C -> Go ABI transitions on riscv64 | <https://go-review.googlesource.com/c/go/+647596>
- 659175: cmd/link: generate proper attributes for riscv profile | <https://go-review.googlesource.com/c/go/+659175>
- 657036: internal/bytealg: vector implementation of count 1 byte for riscv64 | <https://go-review.googlesource.com/c/go/+657036>
- 663778: cmd/asm, cmd/internal/obj: add zvbb/zvbc/zvkb for riscv64 | <https://go-review.googlesource.com/c/go/+663778>
- 664155: cmd/asm, cmd/internal/obj: add crypto algorithm suites for riscv64 | <https://go-review.googlesource.com/c/go/+664155>
- 663675: cmd/internal/obj: add crypto extension for riscv64 | <https://go-review.googlesource.com/c/go/+663675>
- 702695: cmd/internal/obj: add zfh extensions for riscv64 | <https://go-review.googlesource.com/c/go/+702695>
- 711075: chacha20: improve performance for riscv64 | <https://go-review.googlesource.com/c/crypto/+711075>
- 719880: math/big: use vector for addVV on riscv64 | <https://go-review.googlesource.com/c/go/+719880>
- 728940: runtime/secret: enable secret on riscv64 | <https://go-review.googlesource.com/c/go/+728940>
- 732540: runtime: reduce stack size of gcWriteBarrier on riscv64 | <https://go-review.googlesource.com/c/go/+732540> [abandon]
- 733621: cmd/compile: (riscv64) optimize float32(abs)sqrt64(float64(x)) | <https://go-review.googlesource.com/c/go/+733621>
- 734680: math: add benchmark for float32/float64 conversions | <https://go-review.googlesource.com/c/go/+734680>
- 733380: cmd/compile: optimize loads from readonly globals into constants on riscv64 | <https://go-review.googlesource.com/c/go/+733380>

2. Reviewed Go-mainline CLs:

- 652717: doc, cmd/internal/obj/riscv: document the riscv64 assembler | <https://go-review.googlesource.com/c/go/+652717>
- 646736: internal/bytealg: vector implementation of equal for riscv64 | <https://go-review.googlesource.com/c/go/+646736>
- 646737: internal/bytealg: vector implementation of compare for riscv64 | <https://go-review.googlesource.com/c/go/+646737>
- 670875: riscv64: fix the path to the RISC-V extensions in spec.go | <https://go-review.googlesource.com/c/arch/+670875>
- cmd/compile: line number debug info regression in go1.25 around literal rewriting | <https://github.com/golang/go/issues/74576>
- 348389: cmd/compile: emit classify instructions for infinity tests on riscv64 | <https://go-review.googlesource.com/c/go/+348389>
- 670875: riscv64: fix the path to the RISC-V extensions in spec.go | <https://go-review.googlesource.com/c/arch/+670875>
- 690495: runtime: identify virtual memory layout for riscv64 | <https://go-review.googlesource.com/c/go/+690495>
- 703715: cmd/compile/internal/ssa: add codegen for Zicnd extension on riscv64 | <https://go-review.googlesource.com/c/go/+703715>
- 717560: cmd/compile: use FCLASSD for subnormal checks on riscv64 | <https://go-review.googlesource.com/c/go/+717560> [merged]
- 705996: cmd/compile/internal/ssa: add codegen for Zicnd extension on riscv64 | <https://go-review.googlesource.com/c/go/+705996>
- 732180: test/codegen: codify bit related code generation for riscv64 | <https://go-review.googlesource.com/c/go/+732180> [merged]
- 734081: riscv64: fix bug in memOrder to string | <https://go-review.googlesource.com/c/arch/+734081>
- 671275: crypto/sha512: improve performance of riscv64 assembly when Zbb extension available | <https://go-review.googlesource.com/c/go/+671275>
- 717980: runtime, cmd/internal/obj/riscv: support spin lock on riscv64 | <https://go-review.googlesource.com/c/go/+717980>



RuyiSDK (何佩)

包管理器:

RuyiSDK 包管理器的 0.45.0 版本已正式发布, 欢迎试用。

本次 RuyiSDK 软件源的更新主要包含了以下内容:

- 完善了设备支持:
 - Milk-V Meles 的 RevyOS: 更新到 20251226。
 - Milk-V Pioneer 的 RevyOS: 更新到 20251226。
 - Sipeed Laptop 4A 的 RevyOS: 更新到 20251226。
 - Sipeed LicheePi 4A 的 RevyOS: 更新到 20251226。
 - Sipeed LicheePi Console 4A 的 RevyOS: 更新到 20251226。
 - Sipeed LicheeRV Nano 的 Buildroot SDK: 更新到 20251230。

IDE:

VSCode 插件

- 上架 VSCode Marketplace
- 重构虚拟环境检测逻辑

Eclipse 插件

- 新闻详情展示渲染后的 Markdown 。
- 虚拟环境模块添加刷新功能。

openEuler RISC-V (周嘉诚) (Offline)

Status / 20260122

- [openEuler 24.03 SP3](#):
 - RVA23: Rebuilding & testing release candidates
 - RVA20: Rebuilding & testing release candidates
- Updates
- RVCK 6.6:
 - Update iommu patches v2/v3
 - Enable PCIE_EDR in defconfig
- Add/backport patches for building with gcc14 and llvm20
 - ceph, opengauss-server, efivar, doxygen, openjfx11, motif, squid, bcc

Following releases

- [Early Q1](#) - openEuler [24.03 SP3 \(RVA23&20\)](#)
 - [Targeting 1 week before Lunar New Year](#)
- [Late Q1](#) - openEuler [26.03 \(RVA23&20\)](#)

Features:

- 6.6-based [common kernel](#) for QEMU, Pioneer(SG2042), LPi4A(TH1520), BPi-F3(K1)
- UEFI-supported Hardware & QEMU images

Images:

- [UEFI ISO](#)
- [UEFI](#) qcow2 Image
- U-Boot Images for devboards

Gentoo for RISC-V 的情况更新（Gentoo 小队）

请此页编辑者删除水印

Arch Linux RISC-V (Felix & PRZ)

请此页编辑者删除水印

Arch Linux RISC-V (Felix & PRZ) - Electron



请此页编辑者删除水印

Fedora on RISC-V status update(20260122)提交人不在线

- RPM packaging (<https://www.fedoravforce.org>)

- Koji Status: [F43, GA on October 28, 2025](#)

- [F43/rawhide: 17031 \[87.38%\] srpm](#)

- [RVA23\[ONGOING\]](#)

- [F42: 22471 \[92.32%\] srpm](#)

- main package version(F43):

- Toolchain:

- gcc-15.2.1-4

- glibc-2.42-7

- binutils-2.45.1-4

- libffi-3.5.2-1

- java-25-openjdk-25.0.0.0.36

- java-latest-openjdk-25.0.0.0.36

- perl-5.42.0-520

- python3.14-3.14.0-2

- llvm-21.1.6-1

- golang-1.25.2-1

- rust-1.91.1-1

- Desktop support Fedora 43:

- **DONE:** Xfce/Sugar/i3/Sway/**GNOME**

- **ONGOING:** LXDE/KDE/LXQT/Cinnamon/Budgie/Mate/Deepin

- **Key Desktop App**

- **firefox-145.0.1-1**

- **libreoffice-25.8.3.2-3**

- **thunderbird-145.0-1**

- chromium-137.0.7151.119-1.rv64

- Image and REPOs :

- <https://images.fedoravforce.com>

- Images:

- rsync://mirror.iscas.ac.cn/fedora-riscv/releases/43/Spins/

- REPOs:

- rsync://mirror.iscas.ac.cn/fedora-riscv/releases/43/Everything

- ROS/ROS2 upgrading to F43


- [Sail](#) for rawhide[UPSTREAMING]

- function testing for F43:

- Podman, Image: [fedorariscv/base](#)

- Ceph[ONGOING] , DPDK, SPDK

- K8s[ONGOING]



Fedora-V Force

Fedora on RISC-V status update (20260122)

The screenshot displays a Fedora Linux desktop environment. The top bar shows the application menu with 'Applications', 'A210 | 知合计算-让计算更高效...', 'Terminal - u2@fedora:', and 'About the Xfce Desktop E...'. The main window is a web browser showing the A210 product page from ZHIHE COMPUTING. The page includes a sidebar with links to '首页', 'A200', 'A210', 'A210 产品规格书', '镜像烧录指南', '硬件平台', and 'SDK'. The main content area features the A210 logo, the title 'A210 High Performance AI Processor', and the ZHIHE logo. The 'Features' section is divided into 'CPU', 'GPU', 'Display', 'Video Input', and 'High Speed Interface'. The 'CPU' section lists features like 'Quad-core RISC-V C920 and Quad-core RISC-V C908', '64 KB l cache/D cache for C920', '32 KB l cache/D cache for C908', '1 MB L2 cache for C920', '512 KB L2 cache for C908', and 'Chip-to-chip Interconnect rate: 16 Gbps'. The 'GPU' section lists '12 TOPS@INT8', 'DeepSeek-7B: 8 tokens/s', '4-Die cascading DeepSeek-7B can reach 25 tokens/s', 'Support INT4/INT8/INT16/FP8/FP16/BF16', 'Support deep learning frameworks: TensorFlow, Caffe, HuggingFace, ONNX, etc.', and 'Support Transformer, CNN, RNN'. The 'Display' section lists 'Multi-screen heterogeneous display up to 4K@60fps + 1080P@60fps + 720P@60fps', 'HDMI TX 2.0', 'DP1.4/eDP1.5', 'MIPI DSI, 4 lanes', and 'HDCP 1.4 for HDMI, HDCP 1.3 for DP/eDP'. The 'Video Input' section lists '12M Pixel ISP' and 'MIPI CSI-2, 2x4lane or 4x2lane'. The 'High Speed Interface' section lists 'PCIe3.1/SATA3.0 combo Interface (1 x4 RC/EP, 1 x2 RC/EP + 1 x1 RC, 1 x2 RC, 1 x1 RC/EP + 1 x1 RC+ 2 SATA)', 'DP1.4/eDP1.5/USB3.1 combo interface', and '2x GMAC Interfaces with RGMII/RMII sup'. To the right of the web browser is a window titled 'About the Xfce Desktop Environment' showing system information: Device: fedora, OS Name: Fedora Linux 43 (Forty Three), OS Type: 64-bit, Xfce Version: 4.20, GTK Version: 3.24.51, Kernel Version: 6.6.0+, Windowing System: X11, CPU, Memory: 7.6 GiB, GPU: llvmpipe (LLVM 21.1.6, 128 bits) (7.6 GiB). In the foreground is a terminal window titled 'Terminal - u2@fedora:' showing the output of the 'lsb_release -a' command. The output is as follows:

```
u2@fedora
-----
OS: Fedora Linux 43 (Forty Three) ris4
Host: A210 DEV configuration
Kernel: Linux 6.6.0+
Uptime: 24 mins
Packages: 1254 (rpm)
Shell: bash 5.3.0
Display (Mi Monitor): 1920x1080 @ 120]
DE: Xfce4 4.20
WM: Xfwm4 (X11)
WM Theme: Default
Theme: Adwaita [GTK2/3/4]
Icons: Adwaita [GTK2/3/4]
Font: Sans (10pt) [GTK2/3/4]
Cursor: Adwaita
Terminal: xfce4-terminal 1.1.5
Terminal Font: Monospace (10pt)
CPU: a210 (8) @ 1.90 GHz
GPU: Mesa llvmpipe (LLVM 21.1.6, 128 )
Memory: 2.00 GiB / 7.55 GiB (27%)
Swap: 0 B / 7.55 GiB (0%)
Disk (/): 4.03 GiB / 14.66 GiB (28%) 4
Local 7B (adwaita): 10.0.0.117/24
```


Debian for RISC-V(于波)

请此页编辑者删除水印

RevyOS (郑景坤)



Sophgo Linux Upstream Status Update (汪辰)

<https://github.com/sophgo/linux/wiki> [Last updated: Jan/21/2025]

Linux Upstream Status updated for Sophgo: Jan/15/2026: <https://ruiyisdk.cn/t/topic/2408>

Linux Upstream Status updated for Sophgo: Jan/21/2026: <https://ruiyisdk.cn/t/topic/2427>

- CV18XX
 - I2S/Audio: v4 submitted.
 - Allow DMA multiplexer set channel number for DMA controller: v3 submitted.
- SG2042
 - RTC: v1 submitted and applied on sophgo/dt/riscv, will picked by 6.20. Thank you, Michael Orlitzky.
 - PCI/sg2042: Avoid L0s and L1 on Sophgo 2042 PCIe Root Ports: v1 submitted.
 - riscv: dts: Move plic/clint into sg2042-cpu and sort peripherals by addresses: v1 submitted. Applied to sophgo/dt/riscv, will be picked by 6.20.
- SG2044
 - PCI/sophgo: Avoid L0s and L1 on Sophgo 2044 PCIe Root Ports: Applied on pci/controller/dwc-sophgo. Will be picked by 6.20.
 - Add “b” ISA extension: Applied on sophgo/dt/riscv. Will be picked by 6.20.

openCloudOS/openGauss SIG 进展(孙敏)

请此页编辑者删除水印

Box64 RISC-V 进展



请此页编辑者删除水印

固件（王翔）

➤ OpenSBI

- mips p8700添加eyeq7hh和boston支持
<https://lists.infradead.org/pipermail/opensbi/2026-January/009358.html>
- opensbi添加KASan支持, 一个使用编译器插桩实现的内存溢出检测工具。代码许可不兼容
<https://lists.infradead.org/pipermail/opensbi/2026-January/009351.html>
- 修正pmu_ctr_start_fw中重复启动计数器的bug
<https://lists.infradead.org/pipermail/opensbi/2026-January/009355.html>
- 在64位上读取计数器高位添加id检查
<https://lists.infradead.org/pipermail/opensbi/2026-January/009356.html>
- 在输出domain时输出16精制的hart id
<https://lists.infradead.org/pipermail/opensbi/2026-January/009357.html>

RustSBI团队进展(洛佳)

-

请此页编辑者删除水印

RustSBI团队进展(洛佳)

-

请此页编辑者删除水印

香山开源RISC-V处理器 - ICT / PCL

前端

- RTL 新特性
- 完善 SC 预测器的 bias 和 path 表([#5458](#))
- 在 TAGE 中使用 WriteBuffer 的计数器累加机制([#5470](#))
- 将 ABTB 的 set 和 bank 索引存入元数据, 移除BPU 顶层额外保存的 s4 级 pc([#5494](#))
- 支持开关 ICache parity 出错时自动重取的机制([#5501](#))
- Bug 修复
- 修复 MBTB replacer 一处笔误([#5540](#))
- 修复 TAGE 使用元数据更新的条件([#5461](#))
- 修复 GHR 在 FTQ 阻塞情况下丢失更新的问题([#5469](#))
- 修复 RAS 在 FTQ 阻塞情况下错误更新元数据的问题([#5481](#))
- 修复 WriteBuffer 在 setIdx 命中时的替换选择逻辑([#5526](#))
- 修复 IFU 在 MMIO 空间推测取指的问题([#5459](#))
- 时序/面积优化
- 禁用 ICache parity 出错时自动重取的机制以优化时序([#5501](#))
- 代码质量
- 重构 SaturateCounter 工具类([#5363](#))
- 重构 BPU 元数据类([#5486](#))
- 解耦 ABTB 和 UTAGE([#5500](#))
- 调试工具
- 增加 MBTB trace([#5466](#))

香山开源RISC-V处理器 - ICT / PCL

后端

- RTL 新特性
- 重构乘法单元([#5514](#))
- 将整数 Regfile 分为 4 个 bank 以减少读冲突([#5438](#))
- 时序/面积优化
- 访存单元重定向不再通过 flushpipe 和 replayInst 写回 (slow redirect), 统一通过 memviolation 写回 (fast redirect)([#5491](#))
- 调整 TopDown 的时序([#5451](#)) ([#5491](#))
- 代码质量
- 删除无用代码 isXret([#5483](#))
- 在立即数上改用 样例类 Imm 进行配置, 而非直接使用 UInt([#5523](#))
- 删除部分 IssueQueue 相关的无用代码([#5519](#))
- 删除 Regfile 中 assertion 外不必要的条件判断([#5505](#))
- 性能分析工具
- 添加后端 V2 配置参数 BackendV2Config 以用于性能对比([#5476](#))

香山开源RISC-V处理器 - ICT / PCL

访存&缓存

- RTL 新特性
- MDP、MMU、LoadUnit、StoreQueue、L2 等模块重构与测试持续推进中
- Bug 修复
- (V2)修复了 exception buffer 入队逻辑中 lqldx 与 sqldx 未连线的问题([#5512](#))
- (V2)修复了 SnpXFwd 中未考虑 SnpPreferUniqueFwd 的错误([CoupledL2 #460](#))
- (V2)修复了 MainPipe 中 l2Error_s3 的生成逻辑([CoupledL2 #463](#))
- 调试工具
- 持续改进 CHI 基础设施 CHIron
- 开发用于新版 L2 Cache 的验证工具 CHI Test。持续推进中

香山开源RISC-V处理器 - ICT / PCL

请此页编辑者删除水印

banshanjdk-8 让你的 java8 程序在 RISC-V 平台极限加速

请此页编辑者删除水印

Chisel and Additional Technology / Sequencer

请此页编辑者删除水印

OpenHW & OpenHW Aisa Working Group

请此页编辑者删除水印

甲辰计划进展(吴伟)



请此页编辑者删除水印

自由讨论 / AOB

BACKUP

准备加入更多的国际开源组织进行同步观测

欢迎追加或提议