

满足ISO 26262 ASIL B&D RISC-V CPU内核开发

芯来科技 范添彬

ASIL comes from Functional Safety, ISO 26262

Absence of unacceptable risk due to hazards casue by malfunctioning behaviour of E/E (electrical / electronic) systems.

Root causes for malfunctioning behaviour:

- Systematic errors (during specification, development, manufacturing, …)
- Random hardware faults (during operation in the field)
- Foreseeable operational errors and misuse (during operation)



Original from Mentor&NXP

Quantitative ASIL effect on IP design



	ASIL D	ASIL C	ASIL B	(ASIL A)
SPFM	> 99 %	> 97 %	> 90 %	> 60 % not normative
LFM	> 90 %	> 80 %	> 60 %	n/a

ASIL Level	Random hardware failure target values *)
D	< 10-8 h-1 (10 FIT)
С	< 10 ⁻⁷ h ⁻¹ (100 FIT)
(B)	< 10 ⁻⁷ h ⁻¹ (100 FIT)
(A)	< 10-6 h-1 (1000 FIT) not normative

*Target values from ISO 26262-5

Detect/Control failure

- Effective safety
 mechanism to handle
 transient&permanent
 faults
- Verification of safety mechansim to achieve target values from ISO 26262-5


Safety Mechanisms on CPU IP design






Software Test Library


Providing STL(software test library)




Implementing error detection code (EDC) on critical DFF. Selective coverage of architectural, pipeline or all DFF.



Implementing error correction code (ECC) on ILM, DLM, I/D-Cache with enhanced address and multi-bit error coverage



Implementing error detection code (EDC) on core boundary IO




The Dual-core lockstep cores executing the same code, then their outputs and key internal states are compared every cycle; Any mismatch will generate a fault by the comparison unit

Automotive Safety Integrity Levels

QM A B C D


ISO 26262 Compliance





V-Model for CPU IP Design







Functional Safety Management



Documentation Management(in wiki)





T Freedom from Interference (FFI) Between Different ASIL Modules

Assumption of Use

NA900 ISO26262 Product Certification



https://www.exida.com/SAEL-Safety/nuclei-system-technology-co.-Itd.-na900-processor



Kick-off	1st Assessment	2nd Assessment	3rd Assessment	Final Assessment	Obtain Certificate
A					
+				The state of the s	
2021 Sep 30	2022 Apr 23	2022 Sep 22	2023 Mar 23	2023 Apr 23	

NA900 — 1st ASIL D RISC-V CPU IP Product Certification with exida 尚来科技



Certificate / Certificat / Zertifikat / 合格証 NA900 Processor Systematic Capability: ASIL D Product Overview

NA900 Processor

The Nuclei NA900 Processor (NA900 V1.0.0-RC1) is a configurable CPU core based on the RISC-V architecture, which is developed as a Hardware SEooC (Safety Element out of Context), and delivered to customers as a soft-IP (i.e. delivery as RTL code).

To support safety related applications, the NA900 includes several safety mechanisms to detect and control hardware faults (e.g. Dual-Core Lockstep, ECC for all safety related SRAMs, and EDC / parity-based bus I/O protection).

Systematic Capability: ASIL D

The NA900 Processor has been developed as a Hardware Safety Elements out of Context (SEooC) according to ISO 26262-10. The development, as documented by Nuclei, meets the applicable ASIL D design specification, implementation and verification requirements of ISO 26262, parts 4, 5, 7, 8, 9, as guided by ISO 26262-10, and the functional safety management requirements per ISO 26262-2.

Hardware Safety Integrity: ASIL D

The FMEDA results show that the NA900 can meet the ASIL D requirements of ISO 26262-5, clause 8, including the ASIL D target values for the architectural metrics SPFM (\geq 99%) and LFM (\geq 90%).

The FMEDA metric results depend on the configuration of the NA900 Processor. It is the responsibility of the user and integrator of the NA900 processor, to adjust the FMEDA according to their actual IP configuration, and to re-evaluate the FMEDA results in the context of their safety related IC or system.



T-048, V4R2

Following documents are a mandatory part of this certification

Assessment Report: Nuclei 21/06-003 R003, V1 R0

Safety Manual: Nuclei NA900 Safety Manual ASIL D V1 R1

FMEDA Report: Nuclei NA900 FMEDA V1 R2


Page 2 of 2

NA900 Micro-Architecture Diagram




- RISC-V RV32IMACFDPB ISA supported
- Dual Issue, in-order 9 stage Harvard Pipeline
- Single precision floating point, double prevision configurable
- ILM & DLM0/DLM1 with ECC, 512KB
- I-Cache & D-Cache with ECC, 32/64KB
- 64/128-bit AXI system bus, configurable 64-bit AXI slave port
- Besides Machine mode & User mode, Supervisor mode is supported for TEE (Trust Execution Environment)
- Configurable Trace module
- Full Standard Debug Function with JTAG/cJTAG Port
- Configurable in lockstep or split mode

Safety Mechanism	Description
HWSM-DCLS	Dual Core Lockstep
HWSM-SRAM-PROT	ECC Protection on SRAM
HWSM-I/O Protection	Input.Output signal protection
HWSM-NSI-ISO	Non-safety isolation
HWSM-DCLS-TSC	Total-self-check comparator
HWSM-EXT-WDG	External watchdog timer



Safety critical SoC with Nuclei





Safety Package



FMEDA

0	Block / Subblock [<i>Dxop-dowa</i>]:	Block / Component	Block / Component Group	High Level Block / Compone nt Group	λ _{permanent} [FIT]	Failure Mode (FM) for the block	FII distributi on permanent	FI distribu tion Municipa
1	Master core	master core	_	-	4. 7720	All applicable failure mode of computation or communication execution caused by faults in the master core (100) logic	97.0%	99.0%
1	Master core	master core	<u>u</u>	-	4.7720	Unexpected ECC error detection:1. Detect error when not expected (false alarm).2. Not detect a true ECC error.	1.0%	0.5%
1	Master core	master core	_	-	4. 7720	Generate wrong ECC code to the SRAM write data bus	1.1%	1.1%
1	Master core	master core	<u>=</u>	_	4, 7720	Unexpected SBE correction: 1. Do correction on correct data and result in data error. 2 missing a true SRE correction	1.0%	1.0%

	Top level safety requirements (TLSRs) on IP / IC Level	TLSR short	SPFM	LFM
1	NA900 shall provide the required safe computation	TLSR 01	99.996%	99.784%
2	NA900 shall protect the data integrity of all safety related SRAM Storage and transfer between core and SRAM.	TLSR 02	99.268%	98.885%
3	NA900 shall provide safe communication through the bus interfaces	TLSR 03	99.996%	99.784%
4	NA900 shall be configured through external miscellaneous input signals, and correctly indicate the processor status through external miscellaneous output signals.	TLSR 04	99.996%	99.784%


Safety Manual

- 2 2. SEooC Overview
 - 2.1 2.1. Definition of Components as SEooC
 - 2.2 2.2. Processor Modes
 - 2.3 2.3. Top-Level Safety Requirements
 - 2.3.1 2.3.1. Performance Impact
 - 2.4 2.4. Top-Level Safe States
 - 2.5 2.5. Non-Functional Requirements
 - 2.6 2.6. Constraints and Assumption of Use
- 3 3. Safety Architecture
 - 3.1 3.1. Safety Status and Fault Signals
 - 3.2 3.2. Safety Measures
 - 3.2.1 3.2.1. Detection & Indication and Reaction Time
 - 3.2.2 3.2.2. Internal Safety Mechanism and Design Measures
 - 3.2.2.1 3.2.2.1. Safety Measure 1: HWSM-DCLS
 - 3.2.2.2 3.2.2.2. Safety Measure 2: HWSM-SRAM-PROT
 - 3.2.2.3 3.2.2.3. Safety Measure 3: I/O Protection HWSM-I-PROT, HWSM-O-PROT
 - 3.2.2.4 3.2.2.4. Safety Measure 4: Non safety Isolation HWDM-NSI-ISO
 - 3.2.2.5 3.2.2.5. Safety Measure 5: TSC Comparator HWSM-DCLS-TSC
 - 3.2.3 3.2.3. External Safety Mechanism
 - 3.2.3.1 3.2.3.1. Safety Measure 6: Watchdog Timer HWSM-EXT-WDG
 - 3.2.3.2 3.2.3.2. Safety Measure 7: External Check on Protected Output Signal HWSM-EXT-O-CHECK
 - 3.3 3.3. Assumption of Use for Safety Mechanisms
- 4 4. Integration Requirements
 - 4.1 4.1. IP configuration
 - 4.2 4.2. Configuration Parameters
 - 4.3 4.3. External Hardware Blocks
 - 4.4 4.4. Verification Activities of Integrator
 - 4.5 4.5. Additional Support From Nuclei

Summary for Nuclei Automotive FuSa Solutions



- ASIL-B & ASIL-D solutions are both available
- Rich configurations to fit variable automotive
 SoC requirements
- Competitive PPA with ASIL B&D
- Comprehensive safety package
 - Adaptable Safety Manual
 - Adaptable Safety Analysis Report
 - FMEDA
 - FMEA
 - Supporting Evidence







THANK YOU