

FORCE-RISCV Deployment on XuanTie CPU Verification Project

Binguang.Zhao/Ethan
Force-riscv Acting Maintainer

CONTENTS

1

What' s force-riscv?



2

XuanTie Deploy story



3

Force-riscv stage2 plan



What's force-riscv?

Dynamic Instruction
Sequencer

Spike/Simulator
Integrated

Server class cpu
top verification

RISCV RV64/32
I,M,A,V...

Python Frontend/C++ backend
Python fine grained templates



Dynamic Virtual Memory
MP scenario

-
- 2020.6 Open source by FUTUREWEI. RV64G,F,D,C
 - 2022.2 v0.9/v1.0 released with RV32, paging fault, memory trait, vector 0.9 ...
 - 2023.2 XuanTie starts stage 2 development: handcar/spike upgrade, vector 1.0, version control, mp ...
 - 2023.6 cmake build system ready

What's force-riscv?

Dynamic ISG:

- Output is ELF file can be directly loaded by env
- Instruction record feedback for fine-grained control
- Good coverage possible
- Hard to implement



Static ISG:

- Output is .s/.S file. Need toolchain
- Coarser granule controls
- bad coverage
- Easy to implement

What's force-riscv?

Template:

```
class MyMainSequence(Sequence):
    def generate(self, **kwargs):

        choices_mod = ChoicesModifier(self.genThread)

        for _ in range(10):
            mvnaden, 3 years ago * pick up um_choiceMod_02 & corresponding add to um_
            self.gen_rv_g_instructions()

            # Modify the choices settings
            choices_mod.modifyOperandChoices(
                "Rounding mode",
                {"RNE": 0, "RTZ": 0, "RDN": 50, "RUP": 0, "RMM": 0, "DYN": 50},
            )

            choices_mod.modifyOperandChoices(
                "Read after write address reuse", {"No reuse": 50, "Reuse": 50}
            )

            choices_mod.commitSet()

            # generate instructions
            self.gen_data_processing_and_load_store_instructions()

            # undo the choices settings - revert back to prior
            choices_mod.revert()

    def _gen_rv_g_instructions(self):
        for _ in range(20):
            if self.getGlobalState("AppRegisterWidth") == 32:
                instr = self.pickWeighted(RV32_G_instructions)
            else:
                instr = self.pickWeighted(RV_G_instructions)

            self.genInstruction(instr)

    def _gen_data_processing_and_load_store_instructions(self):
        for _ in range(20):
            if self.getGlobalState("AppRegisterWidth") == 32:
                instr_mix = {RV32F_map: 10, LDST32_All_map: 10}
            else:
                instr_mix = {ALU_Float_All_map: 10, LDST_All_map: 10}

            instr = self.pickWeighted(instr_mix)
            self.genInstruction(instr)
```

Command:

```
GenCmd = {'app': 'force', 'command': '/examples/riscv/um_choiceMod_02_force.py --max-instr 50000 --num-chips 1
--num-cores 1 --num-threads 1 -s 0x4a12cdf8ea926087 --cfg config/riscv_xthead_rv64_default.config --max-instr 50000
--options "PrivilegeLevel=1", 'log': 'gen.log', 'elog': 'gen.err', 'max-instr': 50000, 'min-instr': 1}
```

```
ISSCommand = {'command': 'force-riscv/fpidx/bin/fpidx_riscv --railhouse fpidx_riscv.railhouse --cluster_num 1 --core_num 1
--threads_per_cpu 1 -i 50000 --cfg config/riscv_xthead_rv64_default.config um_choiceMod_02_force.Default.ELF'}
```

Fpidx_sim.log:

Generated files:


```
_def_frun.py
forrest.log
fpidx_sim.log
gen.err
gen.log
PASS
sim.log
spike.log
um_choiceMod_02_force.Default.ELF
um_choiceMod_02_force.Default.S
```

Gen.log:


```
8452 [notice]Generating: FMV.W.X##RISCV
8453 [notice]Committing instruction "FMV.W.X x25, S26" at 0x7ff5a6c6=>[0]0x1e7ed96c6 (0xf00c8d53) gen(0)
8454 [notice]Generating: FSGNJX.D##RISCV
8455 [notice]Committing instruction "FSGNJX.D D0, D11, D4" at 0x7ff5a6ca=>[0]0x1e7ed96ca (0x2205a253) gen(0)
8456 [notice]Generating: FDIV.S##RISCV
8457 [notice]Committing instruction "FDIV.S S24, S21, S21" at 0x7ff5a6ce=>[0]0x1e7ed96ce (0x195c7ad3) gen(0)
8458 [notice]Generating: FSGNJ.S##RISCV
8459 [notice]Committing instruction "FSGNJ.S S13, S25, S0" at 0x7ff5a6d2=>[0]0x1e7ed96d2 (0x20dc8053) gen(0)
8460 [notice]Generating: FCVT.LU.S##RISCV
8461 [notice]Committing instruction "FCVT.LU.S S27, x0" at 0x7ff5a6d6=>[0]0x1e7ed96d6 (0xc03d9053) gen(0)
8462 [notice]Generating: FNMSUB.D##RISCV
8463 [notice]Committing instruction "FNMSUB.D D5, D2, D15, D12" at 0x7ff5a6da=>[0]0x1e7ed96da (0x7a22b64b) gen(0)
```

What's force-riscv?


Force-riscv infra:




Force-riscv instruction run-time execution flow:




User genInstruction



Force-riscv Instruction generation flow:



Deploy story – infra+templstes



FORCE templates - Applications

1

Architecture:

- Auto-generated ISA templates
- Vector/FP: knowledge based data pattern
- Paging: dynamic page table, dynamic context switch

2

Micro-arch:

- Branch: branch shadow, loop
- Dependency: register, address
- Memory: hw aware templates

3

MP: cache coherency killer

- Assembly compiler, litmus porting
- MP zone based flow + golden memory
- Random sequence library

4

ML:

- AI based coverage flow


Deploy story – issues of current version

01 Handcar/Spike upgrade

- Version control: patch scheme is hard to control, not friendly
- Latest version merge is hard
- Configuration choice scheme lack for implementation defined features
- ...

03 Extensions upgrade

- Existing extensions upgrades, vector1.0 ...
- New extensions support, RVA22?
- ...




Build system

- Makefile based. compiler options are complex for cross-platform/os support
- Modern IDE need to be supported

Framework upgrade

- Multi configurations is hard to support
- MP framework
- ...

Deploy story – XuanTie cpu project





Step 01

Project Launch

- List feature gaps
- Project proposal
- OpenHw review



Step 03

Extensions upgrade

- Spike upgrade
- Cmake build system
- Version control
- RVA22 new extensions?
- Existing extensions upgrade like vector1.0
- Say svpbmt, zicbo, zihintntl, hypervisor ...
- ...



Step 02

XuannTie Opensource



Step 04

Framework upgrade

- Configuration/builder upgrades
- Assembly compiler
- Litmus porting
- Mp framework/gloden memory
- Tb handshake
- Verification magicbox
- ...

- T-HEAD FORCE-RISCV forked repos (early version will be released here):
 - <https://github.com/T-head-Semi/force-riscv>
 - <https://github.com/T-head-Semi/riscv-isa-sim>
- **FORCE-RISCV repo:**
 - <https://github.com/openhwgroup/force-riscv>
- Former introduction materials:
 - <https://github.com/openhwgroup/programs/blob/master/TWG/MeetingPresentations/2020-09-07%20FORCE-RISCV%20ISG%20-%20status.pdf>
 - https://www.youtube.com/watch?v=vQecvZm_dmk&t=95s
- Stage2 proposal:
 - <https://github.com/openhwgroup/programs/blob/master/Project-Descriptions-and-Plans/FORCE-RISCV/FORCE-RISCV-Project-Launch-revision2023.md>
- **FORCE-RISCV instance message system:**
 - ★ url: <https://mattermost.openhwgroup.org/all-users/channels/town-square>
 - Create openhw/eclipse account guide: <https://www.openhwgroup.org/register/>
- RISC-V spec:
 - Specifications: <https://riscv.org/technical/specifications/>
 - RVA22: <https://github.com/riscv/riscv-profiles/blob/main/profiles.adoc#rva22-profiles>
 - RVA23: <https://github.com/riscv/riscv-profiles/blob/main/rva23-profile.adoc>



Find More



Xuantie @
GitHub



FORCE-RISCV TG